欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7340 参数 Datasheet PDF下载

PM7340图片预览
型号: PM7340
PDF下载: 下载PDF文件 查看货源
内容描述: S / UNI ATM反向多路复用, 8个环节 [S/UNI INVERSE MULTIPLEXING FOR ATM, 8 LINKS]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 334 页 / 2670 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7340的Datasheet PDF文件第97页浏览型号PM7340的Datasheet PDF文件第98页浏览型号PM7340的Datasheet PDF文件第99页浏览型号PM7340的Datasheet PDF文件第100页浏览型号PM7340的Datasheet PDF文件第102页浏览型号PM7340的Datasheet PDF文件第103页浏览型号PM7340的Datasheet PDF文件第104页浏览型号PM7340的Datasheet PDF文件第105页  
PM7340 S/UNI-IMA-8  
PRELIMINARY  
INVERSE MULTIPLEXING OVER ATM  
DATA SHEET  
PMC-2001723  
ISSUE 3  
INVERSE MULTIPLEXING OVER ATM  
1. The RDAT, which reads and writes cell and status information. The granularity of  
access by the RDAT is a concatenated 1-cell write, 1-cell read. Either the write or the  
read may not be performed, depending on the RDATs requirements.  
2. The microprocessor interface, which performs diagnostic reading or writing of 64  
bytes of data. This data is aligned with the cell data. This access is only allowed  
when the SDRAM is placed in Diagnostic mode and is provided to enable SDRAM  
testing. While it is in diagnostic mode, all regular accesses from the RDAT are  
disabled  
3. The refresh controller, which has a programmable refresh rate.  
The SDRAM interface will perform the initialization sequence for the SDRAM.  
This sequence is triggered by the SDRAM enable bit in the SDRAM control  
register. The sequence will program the SDRAM with a CAS latency of 3,  
sequential access, write burst mode, and a burst length of 8. Applications should  
ensure that sufficient time is provided between SDRAM power up and when this  
enable bit is set.  
10.3 Link FIFOs  
In the transmit direction, per link FIFOs exist to provide an elastic store to ensure  
proper operation. The number of cells in the FIFO at any particular time varies  
as a function of the CDV introduced by the insertion of stuff cells and ICP cells,  
the effects of the physical link interface, and the smoothing of data from the ATM  
layer for group level CDV. During operation, these FIFOs are loaded a cell at a  
time and emptied in a TDM fashion. The Link FIFOs in the transmit direction are  
8 cells deep.  
In the receive direction, the link FIFOs serve as an interface between the TDM  
domain and the ATM cell domain. Cells are gathered in the FIFO for each link  
and then burst out to the external memory by the RDAT. The Link FIFOs in the  
receive direction are 2 cells deep.  
A diagnostic loopback capability is provided to loopback data from the receive  
link FIFOs to the transmit link FIFO; this will loopback all links when enabled.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
84