欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM73123-PI 参数 Datasheet PDF下载

PM73123-PI图片预览
型号: PM73123-PI
PDF下载: 下载PDF文件 查看货源
内容描述: 8 LINK CES / DBCES AAL1 SAR [8 LINK CES/DBCES AAL1 SAR]
分类和应用:
文件页数/大小: 364 页 / 2908 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM73123-PI的Datasheet PDF文件第19页浏览型号PM73123-PI的Datasheet PDF文件第20页浏览型号PM73123-PI的Datasheet PDF文件第21页浏览型号PM73123-PI的Datasheet PDF文件第22页浏览型号PM73123-PI的Datasheet PDF文件第24页浏览型号PM73123-PI的Datasheet PDF文件第25页浏览型号PM73123-PI的Datasheet PDF文件第26页浏览型号PM73123-PI的Datasheet PDF文件第27页  
RELEASED  
PM73123 AAL1GATOR-8  
DATASHEET  
PMC-2000097  
ISSUE 2  
8 LINK CES/DBCES AAL1 SAR  
Cell dropped due to sequence number processing algorithm  
Valid pointer was received  
Pointer parity error detected  
SRTS resume from an underrun condition  
SRTS underrun occurred  
Resume occurred from an underrun condition  
Pointer reframe occurred  
Overrun condition detected  
Cell received while in an underrun  
Supports AAL0 mode, selectable on a per VC basis.  
Provides system side loopback support. When enabled and the  
incoming VCI matches the programmable loopback VCI, the cell  
received on the Receive UTOPIA interface is looped back to the  
Transmit UTOPIA interface. Alternatively the UTOPIA interface can be  
put into remote loopback mode where all incoming cells are looped  
back out. Provides line side loopback, enabled on a per queue basis,  
which can loop a single channel or any group of channels which can  
be mapped to a single queue.  
Provides a patented frame based calendar queue service algorithm  
with anti-clumping add-queue mechanism that produces minimal Cell  
Delay Variation (CDV). In UDF mode uses non-frame based  
scheduling to optimize CDV.  
Queues are added by making entries into an add-queue FIFO to  
minimize queue activation overhead. An offset can be configured  
when queue is added to distribute cell build times to minimize CDV  
due to clumping.  
Provides single maskable, open-collector interrupt with master  
interrupt register to facilitate interrupt processing. The master interrupt  
register indicates the following conditions each of which can be  
masked:  
Error/status condition with the AAL1 block  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
23  
 复制成功!