欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5381 参数 Datasheet PDF下载

PM5381图片预览
型号: PM5381
PDF下载: 下载PDF文件 查看货源
内容描述: SATURN用户网络接口,用于2488 Mbit / s的 [SATURN USER NETWORK INTERFACE FOR 2488 MBIT/S]
分类和应用: 网络接口
文件页数/大小: 487 页 / 2424 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5381的Datasheet PDF文件第235页浏览型号PM5381的Datasheet PDF文件第236页浏览型号PM5381的Datasheet PDF文件第237页浏览型号PM5381的Datasheet PDF文件第238页浏览型号PM5381的Datasheet PDF文件第240页浏览型号PM5381的Datasheet PDF文件第241页浏览型号PM5381的Datasheet PDF文件第242页浏览型号PM5381的Datasheet PDF文件第243页  
PMC-Sierra, Inc.  
PRELIMINARY  
PM5381 S/UNI-2488  
DATASHEET  
PMC-2000489  
ISSUE 1  
SATURN USER NETWORK INTERFACE FOR 2488 MBIT/S  
to be considered valid. When JUST3EN is set to logic 1, the previous NDF_ENABLE,  
INC_IND or DEC_IND indication must be more than 3 frames ago or the present  
NDF_ENABLE, INC_IND or DEC_IND indication is considered an INV_POINT indication.  
When JUST3EN is set to logic 0, NDF_ENABLE, INC_IND or DEC_IND indication can be  
every frame.  
This bit is only valid for RHPP STS-1/STM0 #1.  
RELAYPAIS:  
The relay path AIS (RELAYPAIS) bit selects the condition to enter the path AIS state in the  
pointer interpreter state machine. When RELAYPAIS is set to logic 1, the path AIS state is  
entered with 1 X AIS_ind indication. When RELAYPAIS is set to logic 0, the path AIS state is  
entered with 3 X AIS_ind indications. This configuration bit also affects the concatenation  
pointer interpreter state machine.  
This bit is only valid for RHPP STS-1/STM0 #1.  
INVCNT:  
The invalid counter (INVCNT) bit selects the behavior of the consecutive INV_POINT event  
counter in the pointer interpreter state machine. When INVCNT is set to logic 1, the  
consecutive INV_POINT event counter is reset by 3 X NEW_POINT indications. When  
INVCNT is set to logic 0, the counter is not reset by 3 X NEW_POINT indications.  
This bit is only valid for RHPP STS-1/STM0 #1.  
NDFCNT:  
The new data flag counter (NDFCNT) bit selects the behavior of the consecutive  
NDF_ENABLE event counter in the pointer interpreter state machine. When NDFCNT is set  
to logic 1, the NDF_ENABLE definition is enabled NDF + ss. When NDFCNT is set to logic 0,  
the NDF_ENABLE definition is enabled NDF + ss + offset value in the range 0 to 782 (764 in  
TU-3 mode). This configuration bit only changes the NDF_ENABLE definition for the  
consecutive NDF_ENABLE even counter to count towards LOP-P defect when the pointer is  
out of range, this configuration bit does not change the NDF_ENABLE definition for pointer  
justification.  
This bit is only valid for RHPP STS-1/STM0 #1.  
Proprietary and Confidentail to PMC-Sierra Inc., and for its Customer’s Internal Use  
218  
 复制成功!