欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5381 参数 Datasheet PDF下载

PM5381图片预览
型号: PM5381
PDF下载: 下载PDF文件 查看货源
内容描述: SATURN用户网络接口,用于2488 Mbit / s的 [SATURN USER NETWORK INTERFACE FOR 2488 MBIT/S]
分类和应用: 网络接口
文件页数/大小: 487 页 / 2424 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5381的Datasheet PDF文件第225页浏览型号PM5381的Datasheet PDF文件第226页浏览型号PM5381的Datasheet PDF文件第227页浏览型号PM5381的Datasheet PDF文件第228页浏览型号PM5381的Datasheet PDF文件第230页浏览型号PM5381的Datasheet PDF文件第231页浏览型号PM5381的Datasheet PDF文件第232页浏览型号PM5381的Datasheet PDF文件第233页  
PMC-Sierra, Inc.  
PRELIMINARY  
PM5381 S/UNI-2488  
DATASHEET  
PMC-2000489  
ISSUE 1  
SATURN USER NETWORK INTERFACE FOR 2488 MBIT/S  
PLOPI:  
The path loss of pointer interrupt status (PLOPI) bit is an event indicator. PLOPI is set to  
logic 1 to indicate any change in the status of PLOPV (entry to the LOP_state or exit from the  
LOP_state). The interrupt status bit is independent of the interrupt enable bit. PLOPI is  
cleared to logic 0 when this register is read.  
This bit is only valid for RHPP STS-1/STM0 #1.  
PAISI:  
The path alarm indication signal interrupt status (PAISI) bit is an event indicator. PAISI is set  
to logic 1 to indicate any change in the status of PAISV (entry to the AIS_state or exit from the  
AIS_state). The interrupt status bit is independent of the interrupt enable bit. PAISI is  
cleared to logic 0 when this register is read.  
This bit is only valid for RHPP STS-1/STM0 #1.  
PLOPCI:  
The path loss of pointer concatenation interrupt status (PLOPCI) bit is an event indicator.  
PLOPCI is set to logic 1 to indicate any change in the status of PLOPCV (entry to the  
LOPC_state or exit from the LOPC_state). The interrupt status bit is independent of the  
interrupt enable bit. PLOPCI is cleared to logic 0 when this register is read.  
This bit is only valid for RHPP STS-1/STM0 #2-48.  
PAISCI:  
The path concatenation alarm indication signal interrupt status (PAISCI) bit is an event  
indicator. PAISCI is set to logic 1 to indicate any change in the status of PAISCV (entry to the  
AISC_state or exit from the AISC_state). The interrupt status bit is independent of the  
interrupt enable bit. PAISCI is cleared to logic 0 when this register is read.  
This bit is only valid for RHPP STS-1/STM0 #2-48.  
Proprietary and Confidentail to PMC-Sierra Inc., and for its Customer’s Internal Use  
208  
 复制成功!