PMC-Sierra, Inc.
PRELIMINARY
PM5381 S/UNI-2488
DATASHEET
PMC-2000489
ISSUE 1
SATURN USER NETWORK INTERFACE FOR 2488 MBIT/S
Register 020AH, 0212H, 021AH, 0222H, 022AH, 0232H, 023AH, 0242H, 024AH, 0252H, 025AH, 0262H
Register 028AH, 0292H, 029AH, 02A2H, 02AAH, 02B2H, 02BAH, 02C2H, 02CAH, 02D2H, 02DAH, 02E2H
Register 030AH, 0312H, 031AH, 0322H, 032AH, 0332H, 033AH, 0342H, 034AH, 0352H, 035AH, 0362H
Register 038AH, 0392H, 039AH, 03A2H, 03AAH, 03B2H, 03BAH, 03C2H, 03CAH, 03D2H, 03DAH, 03E2H:
RHPP STS-1/STM-0 #N (where N=1 to 48) Pointer Interpreter Interrupt Status
Bit
Type
Function
Default
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Unused
Unused
Unused
Unused
Unused
Unused
Unused
Unused
Unused
Unused
PAISCI
PLOPCI
PAISI
Bit 8
Bit 7
Bit 6
Bit 5
R
R
R
R
R
R
X
X
X
X
X
X
Bit 4
Bit 3
Bit 2
PLOPI
PJEI
Bit 1
Bit 0
NJEI
NJEI:
The negative pointer justification event interrupt status (NJEI) bit is an event indicator. NJEI
is set to logic 1 to indicate a negative pointer justification event. The interrupt status bit is
independent of the interrupt enable bit. NJEI is cleared to logic 0 when this register is read.
This bit is only valid for RHPP STS-1/STM0 #1.
PJEI:
The positive pointer justification event interrupt status (PJEI) bit is an event indicator. PJEI is
set to logic 1 to indicate a positive pointer justification event. The interrupt status bit is
independent of the interrupt enable bit. PJEI is cleared to logic 0 when this register is read.
This bit is only valid for RHPP STS-1/STM0 #1.
Proprietary and Confidentail to PMC-Sierra Inc., and for its Customer’s Internal Use
207