欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5365-PI 参数 Datasheet PDF下载

PM5365-PI图片预览
型号: PM5365-PI
PDF下载: 下载PDF文件 查看货源
内容描述: VT / TU映射器和M13多路复用器 [VT/TU MAPPER AND M13 MULTIPLEXER]
分类和应用: 复用器
文件页数/大小: 244 页 / 1139 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5365-PI的Datasheet PDF文件第10页浏览型号PM5365-PI的Datasheet PDF文件第11页浏览型号PM5365-PI的Datasheet PDF文件第12页浏览型号PM5365-PI的Datasheet PDF文件第13页浏览型号PM5365-PI的Datasheet PDF文件第15页浏览型号PM5365-PI的Datasheet PDF文件第16页浏览型号PM5365-PI的Datasheet PDF文件第17页浏览型号PM5365-PI的Datasheet PDF文件第18页  
STANDARD PRODUCT  
PM5365 TEMAP  
DATASHEET  
PMC-1991148  
ISSUE 3  
HIGH DENSITY VT/TU MAPPER  
AND M13 MULTIPLEXER  
Sꢀ Frames to TTC JT-G.704 multiframe formatted J1 signals. Supports the  
alternate CRC-6 calculation for Japanese applications.  
Sꢀ Accepts gapped data streams to support higher rate demultiplexing.  
Sꢀ Provides Red, Yellow, and AIS alarm integration.  
Sꢀ Provides performance monitoring counters sufficiently large as to allow  
performance monitor counter polling at a minimum rate of once per second.  
Optionally, updates the performance monitoring counters and interrupts the  
microprocessor once per second, timed to the receive line.  
Sꢀ A pseudo-random sequence user selectable from 211 –1, 215 –1 or220 –1, may  
be detected in the T1 stream in either the ingress or egress directions. The  
detector counts pattern errors using a 24-bit non-saturating PRBS error  
counter. The pseudo-random sequence can be the entire T1 or any  
combination of DS0s within a framed T1.  
Sꢀ Line side interface is either from the DS3 interface via the M13 multiplex or  
from the SONET/SDH Drop bus via the VT1.5, TU-11, VT2 or TU-12  
demapper.  
Sꢀ System side interface is either serial clock and data or SBI bus.  
Sꢀ Frames in the presence of and detects the “Japanese Yellow” alarm.  
Sꢀ Provides external access for up to two de-jittered recovered T1 clocks.  
Each one of 21 E1 performance monitoring sections:  
Sꢀ Frames to ITU-T G.704 basic and CRC-4 multiframe formatted E1 signals.  
The framing procedures are consistent ITU-T G.706 specifications.  
Sꢀ Provides performance monitoring counters sufficiently large as to allow  
performance monitor counter polling at a minimum rate of once per second.  
Optionally, updates the performance monitoring counters and interrupts the  
microprocessor once per second, timed to the receive line.  
Sꢀ A pseudo-random sequence user selectable from 211 –1, 215 –1 or220 –1, may  
be detected in the E1 stream in either the ingress or egress directions. The  
detector counts pattern errors using a 24-bit non-saturating PRBS error  
counter. The pseudo-random sequence can be the entire E1 or any  
combination of timeslots within the framed E1.  
Proprietary and Confidential to PMC-Sierra, Inc. and for its Customers’ Internal Use  
3
 复制成功!