欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5363-BI 参数 Datasheet PDF下载

PM5363-BI图片预览
型号: PM5363-BI
PDF下载: 下载PDF文件 查看货源
内容描述: SONET / SDH支路单元荷载处理器, 622兆比特/ s接口 [SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S INTERFACES]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 459 页 / 3435 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5363-BI的Datasheet PDF文件第437页浏览型号PM5363-BI的Datasheet PDF文件第438页浏览型号PM5363-BI的Datasheet PDF文件第439页浏览型号PM5363-BI的Datasheet PDF文件第440页浏览型号PM5363-BI的Datasheet PDF文件第442页浏览型号PM5363-BI的Datasheet PDF文件第443页浏览型号PM5363-BI的Datasheet PDF文件第444页浏览型号PM5363-BI的Datasheet PDF文件第445页  
PM5363 TUPP+622  
TUPP+622  
DATASHEET  
PMC-1981421  
ISSUE 4  
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S  
INTERFACES  
Figure 33  
- Microprocessor Interface Write Access Timing (Motorola  
Mode)  
A[13:0]  
RW B  
tS  
AW  
Valid Address  
tS  
tH  
RW B  
RWB  
tS  
tH  
ALW  
ALW  
tV  
L
tS  
tH  
LW  
LW  
ALE  
tH  
tV  
AW  
W R  
(CSB & E)  
tH  
DW  
tS  
DW  
D[7:0]  
Valid Data  
Notes on Microprocessor Interface Write Timing:  
1. In Intel mode, a valid write cycle is defined as a logical OR of the CSB and  
the WRB signals.  
2. In Motorola mode, a valid write cycle is defined as a logical AND of the E  
signal, the inverted RWB signal and the inverted CSB signal.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
418  
 复制成功!