PM5363 TUPP+622
TUPP+622
DATASHEET
PMC-1981421
ISSUE 4
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S
INTERFACES
Figure 33
- Microprocessor Interface Write Access Timing (Motorola
Mode)
A[13:0]
RW B
tS
AW
Valid Address
tS
tH
RW B
RWB
tS
tH
ALW
ALW
tV
L
tS
tH
LW
LW
ALE
tH
tV
AW
W R
(CSB & E)
tH
DW
tS
DW
D[7:0]
Valid Data
Notes on Microprocessor Interface Write Timing:
1. In Intel mode, a valid write cycle is defined as a logical OR of the CSB and
the WRB signals.
2. In Motorola mode, a valid write cycle is defined as a logical AND of the E
signal, the inverted RWB signal and the inverted CSB signal.
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
418