欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5363-BI 参数 Datasheet PDF下载

PM5363-BI图片预览
型号: PM5363-BI
PDF下载: 下载PDF文件 查看货源
内容描述: SONET / SDH支路单元荷载处理器, 622兆比特/ s接口 [SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S INTERFACES]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 459 页 / 3435 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5363-BI的Datasheet PDF文件第40页浏览型号PM5363-BI的Datasheet PDF文件第41页浏览型号PM5363-BI的Datasheet PDF文件第42页浏览型号PM5363-BI的Datasheet PDF文件第43页浏览型号PM5363-BI的Datasheet PDF文件第45页浏览型号PM5363-BI的Datasheet PDF文件第46页浏览型号PM5363-BI的Datasheet PDF文件第47页浏览型号PM5363-BI的Datasheet PDF文件第48页  
PM5363 TUPP+622  
TUPP+622  
DATASHEET  
PMC-1981421  
ISSUE 4  
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S  
INTERFACES  
Pin Name  
IC1J1[1]  
Type  
Pin  
Function  
No.  
Input  
R1  
The input C1/J1 frame pulse #1 (IC1J1[1])  
identifies the transport envelope and  
synchronous payload envelope frame  
boundaries on the incoming STM-4 or STM-1 #1  
stream (ID[7:0]).  
In incoming STM-1 (STS-3) interface mode  
(IHSMODEB set high), IC1J1[1] is set high while  
IPL[1] is low to mark the first C1 byte of the  
STM-1 #1 transport envelope frame on the  
ID[7:0] bus. The C1 byte position must be  
coincident to the C1 byte positions of the STM-1  
streams on ID[15:8], ID[23:16] and ID[31:24].  
IC1J1[1] is set high while IPL[1] is high to mark  
each J1 byte of the synchronous payload  
envelope(s) on the ID[7:0] bus. IC1J1[1] must be  
present at every occurrence of the first C1 and  
all J1 bytes. The TUPP+622 will ignore a pulse  
on IC1J1[1] at the byte position of the V1 byte of  
the first tributary of each VC3 or the top byte of  
the first fixed stuff column of each TUG3.  
IC1J1[1] is sampled on the rising edge of SCLK.  
In incoming STM-4 (STS-12) interface mode  
(IHSMODEB set low), IC1J1[1] is set high while  
IPL[1] is low to mark the first C1 byte of the  
STM-4 transport envelope frame on the ID[7:0]  
bus. IC1J1[1] is set high while IPL[1] is high to  
mark each J1 byte of the synchronous payload  
envelopes on the ID[7:0] bus. IC1J1[1] must be  
present at every occurrence of the first C1 and  
all J1 bytes. The TUPP+622 will ignore a pulse  
on IC1J1[1] at the byte position of the V1 byte of  
the first tributary of each VC3 or the top byte of  
the first fixed stuff column of each TUG3.  
IC1J1[1] is sampled on the rising edge of  
HSCLK.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
21  
 复制成功!