欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5363-BI 参数 Datasheet PDF下载

PM5363-BI图片预览
型号: PM5363-BI
PDF下载: 下载PDF文件 查看货源
内容描述: SONET / SDH支路单元荷载处理器, 622兆比特/ s接口 [SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S INTERFACES]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 459 页 / 3435 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5363-BI的Datasheet PDF文件第279页浏览型号PM5363-BI的Datasheet PDF文件第280页浏览型号PM5363-BI的Datasheet PDF文件第281页浏览型号PM5363-BI的Datasheet PDF文件第282页浏览型号PM5363-BI的Datasheet PDF文件第284页浏览型号PM5363-BI的Datasheet PDF文件第285页浏览型号PM5363-BI的Datasheet PDF文件第286页浏览型号PM5363-BI的Datasheet PDF文件第287页  
PM5363 TUPP+622  
TUPP+622  
DATASHEET  
PMC-1981421  
ISSUE 4  
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S  
INTERFACES  
Register 180H, 188H, 190H, 198H, 1A0H, 1A8H, 1B0H:  
Register 280H, 288H, 290H, 298H, 2A0H, 2A8H, 2B0H:  
Register 380H, 388H, 390H, 398H, 3A0H, 3A8H, 3B0H:  
RTOP, TU #3 in TUG2 #1 to TUG2 #7, Configuration  
Bit  
Type  
Function  
Default  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
R
R
CONFIG[1]  
CONFIG[0]  
BLKBIP  
PSLUE  
PSLME  
COPSLE  
RFIE  
1
1
0
0
0
0
0
0
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
RDIE  
This set of registers configures the operational modes of TU #3 in TUG2 #1 to  
TUG2 #7. These registers have no effect in TU3 mode. When the corresponding  
TUG2 tributary group is configured to TU2 (VT6) or VT3 mode, the associated  
register in this set has no effect.  
RDIE:  
The RDIE bit enables the remote defect indication interrupt for tributary TU #1  
in the corresponding TUG2. When RDIE is set high, an interrupt is generated  
upon changes of RDI status. Interrupts due to RDI status change are masked  
when RDIE is set low. The RDI status is derived from bit 8 of the V5 byte  
when RDIZ7EN is set low and from bits 5 to 7 of the Z7 byte when RDIZ7EN  
is set high.  
RFIE:  
The RFIE bit enables the remote failure indication interrupt for tributary TU #1  
in the corresponding TUG2. When RDIZ7EN is set low, an interrupt is  
generated upon assertion and negation events of the RFIV bit when RFIE is  
set high. Interrupts due to RFIV status change are masked when RFIE is set  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
260  
 复制成功!