欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5363-BI 参数 Datasheet PDF下载

PM5363-BI图片预览
型号: PM5363-BI
PDF下载: 下载PDF文件 查看货源
内容描述: SONET / SDH支路单元荷载处理器, 622兆比特/ s接口 [SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S INTERFACES]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 459 页 / 3435 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5363-BI的Datasheet PDF文件第280页浏览型号PM5363-BI的Datasheet PDF文件第281页浏览型号PM5363-BI的Datasheet PDF文件第282页浏览型号PM5363-BI的Datasheet PDF文件第283页浏览型号PM5363-BI的Datasheet PDF文件第285页浏览型号PM5363-BI的Datasheet PDF文件第286页浏览型号PM5363-BI的Datasheet PDF文件第287页浏览型号PM5363-BI的Datasheet PDF文件第288页  
PM5363 TUPP+622  
TUPP+622  
DATASHEET  
PMC-1981421  
ISSUE 4  
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S  
INTERFACES  
low. When RDIZ7EN is set high, RFIE is ignored. The RFIE bit is not used  
when the RTOP is in TU3 mode is enabled.  
COPSLE:  
The COPSLE bit enables the change of tributary path signal label interrupt for  
tributary TU #3 in the corresponding TUG2. When COPSLE is set high, an  
interrupt is generated when the accepted path signal label changes. Interrupts  
due to change of PSL are masked when COPSLE is set low.  
PSLME:  
The PSLME bit enables the tributary path signal label mismatch interrupt for  
tributary TU #3 in the corresponding TUG2. When PSLME is set high, an  
interrupt is generated when the accepted path signal label changes from  
mismatching the provisioned PSL to matching the provisioned value, or vice  
versa. Interrupts due to PSL mismatch status change are masked when  
PSLME is set low.  
PSLUE:  
The PSLUE bit enables the tributary path signal label unstable interrupt for  
tributary TU #3 in the corresponding TUG2. When PSLUE is set high, an  
interrupt is generated when the received path signal label becomes unstable  
or returns to stable. Interrupts due to PSL unstable status change are masked  
when PSLUE is set low.  
BLKBIP:  
The BLKBIP bit controls the accumulation of tributary BIP-2 errors for the  
tributary TU #3 in the corresponding TUG2. When BLKBIP is set high, BIP-2  
errors are counted on a block basis; the BIP error count is incremented by  
one when one or both of the BIP-2 bits are in error. When BLKBIP is set low,  
the BIP error count is incremented once for each BIP-2 bit that is in error.  
CONFIG[1:0]:  
The CONFIG[1:0] bits specify the tributary configuration of the corresponding  
TUG2. The configuration specified by the CONFIG[1:0] bits are selected as  
follows:  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
261  
 复制成功!