欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5363-BI 参数 Datasheet PDF下载

PM5363-BI图片预览
型号: PM5363-BI
PDF下载: 下载PDF文件 查看货源
内容描述: SONET / SDH支路单元荷载处理器, 622兆比特/ s接口 [SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S INTERFACES]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 459 页 / 3435 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5363-BI的Datasheet PDF文件第282页浏览型号PM5363-BI的Datasheet PDF文件第283页浏览型号PM5363-BI的Datasheet PDF文件第284页浏览型号PM5363-BI的Datasheet PDF文件第285页浏览型号PM5363-BI的Datasheet PDF文件第287页浏览型号PM5363-BI的Datasheet PDF文件第288页浏览型号PM5363-BI的Datasheet PDF文件第289页浏览型号PM5363-BI的Datasheet PDF文件第290页  
PM5363 TUPP+622  
TUPP+622  
DATASHEET  
PMC-1981421  
ISSUE 4  
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S  
INTERFACES  
Register 181H, 189H, 191H, 199H, 1A1H, 1A9H, 1B1H:  
Register 281H, 289H, 291H, 299H, 2A1H, 2A9H, 2B1H:  
Register 381H, 389H, 391H, 399H, 3A1H, 3A9H, 3B1H:  
RTOP, TU #3 in TUG2 #1 to TUG2 #7, Configuration and Alarm Status  
Bit  
Type  
Function  
Default  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
R/W  
R/W  
R/W  
R
R
R
RDIZ7EN  
TUPTE  
PDIVEN  
PSLUV  
PSLMV  
0
0
0
X
X
X
X
X
ERDIV[2]  
ERDIV[1]/RFIV  
ERDIV[0]/RDIV  
R
R
This set of registers reports alarm status and configures TU #3 in TUG2 #1 to  
TUG2 #7. These registers have no effect in TU3 mode. When the corresponding  
TUG2 tributary group is configured to TU2 (VT6) or VT3 mode, the associated  
register in this set has no effect.  
RDIV:  
The RDIV bit indicates the remote defect indication status of tributary TU #3 in  
the corresponding TUG2 when RDIZ7EN is low. RDIV is set high when the  
RDI bit in the V5 byte is set high for five or ten consecutive multiframes as  
determined by the RDI10 bit in the RTOP and RTTB Configuration registers  
(addresses 0CH, 0DH, and 0EH). RDIV is set low when the RDI bit is set low  
for five or ten consecutive multiframes as determined by the RDI10 bit  
RFIV:  
The RFIV bit indicates the remote failure indication status of tributary TU #3 in  
the corresponding TUG2 when RDIZ7EN is set low. RFIV is set high when the  
RFI bit in the V5 byte is set high for five or ten consecutive multiframes as  
determined by the RDI10 bit in the RTOP and RTTB Configuration registers  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
263  
 复制成功!