欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5362-RI 参数 Datasheet PDF下载

PM5362-RI图片预览
型号: PM5362-RI
PDF下载: 下载PDF文件 查看货源
内容描述: SONET / SDH支路单元荷载处理器/性能监控 [SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR / PERFORMANCE MONITOR]
分类和应用: 监控监视器
文件页数/大小: 354 页 / 1028 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5362-RI的Datasheet PDF文件第36页浏览型号PM5362-RI的Datasheet PDF文件第37页浏览型号PM5362-RI的Datasheet PDF文件第38页浏览型号PM5362-RI的Datasheet PDF文件第39页浏览型号PM5362-RI的Datasheet PDF文件第41页浏览型号PM5362-RI的Datasheet PDF文件第42页浏览型号PM5362-RI的Datasheet PDF文件第43页浏览型号PM5362-RI的Datasheet PDF文件第44页  
PM5362TUPP-PLUS  
DATA SHEET  
PMC-951010  
ISSUE 6  
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR / PERFORMANCE MONITOR  
Pin Name Type  
Pin  
Function  
No.  
The outgoing composite frame pulse (OC1J1) marks  
the transport frame and synchronous payload  
envelope frame boundaries on the outgoing stream.  
OC1J1  
Input  
127  
In outgoing byte interface mode (OBMODE set high),  
and the OJ1EN register bit is set low, OC1J1 pulses  
high to mark the first C1 byte of the transport  
envelope frame on the OD[7:0] bus. The OPL input  
must be held low. The position of the J1 byte(s) is  
implicit and fixed to the bytes immediately following  
the last C1 byte. When the OJ1EN register bit is set  
high, the OC1J1 signal pulses high while OPL is low  
to mark the first C1 byte of the transport frame on  
the OD[7:0] bus and pulses high while OPL is high to  
mark each of the J1 bytes of the synchronous  
payload envelope(s) on the OD[7:0] bus. OC1J1  
must be present at every occurrence of the first C1  
byte and all J1 bytes. A V1 pulse added to the  
OC1J1 input will be ignored by the TUPP-PLUS.  
OC1J1 is sampled on the rising edge of SCLK.  
In outgoing nibble interface mode (OBMODE set  
low), and the OJ1EN register bit is set low, OC1J1  
pulses high to mark the more significant nibble of the  
first C1 byte of the transport envelope frame on the  
OD[3:0] bus. The OPL input must be held low. The  
position of the J1 byte(s) is implicit and fixed to the  
bytes immediately following the last C1 byte. When  
the OJ1EN register bit is set high, the OC1J1 signal  
pulses high while OPL is low to mark the more  
significant nibble of the first C1 byte of the transport  
frame on the OD[3:0] bus and pulses high while OPL  
is high to mark each of the J1 bytes of the  
synchronous payload envelope(s) on the OD[3:0]  
bus. OC1J1 must be present at every occurrence of  
the first C1 byte and all J1 bytes. A V1 pulse added  
to the OC1J1 input will be ignored by the TUPP-  
PLUS. OC1J1 must be set low during the less  
significant nibble timeslots. OC1J1 is sampled on  
the rising edge of NSCLK.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
20  
 复制成功!