欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5362-RI 参数 Datasheet PDF下载

PM5362-RI图片预览
型号: PM5362-RI
PDF下载: 下载PDF文件 查看货源
内容描述: SONET / SDH支路单元荷载处理器/性能监控 [SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR / PERFORMANCE MONITOR]
分类和应用: 监控监视器
文件页数/大小: 354 页 / 1028 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5362-RI的Datasheet PDF文件第30页浏览型号PM5362-RI的Datasheet PDF文件第31页浏览型号PM5362-RI的Datasheet PDF文件第32页浏览型号PM5362-RI的Datasheet PDF文件第33页浏览型号PM5362-RI的Datasheet PDF文件第35页浏览型号PM5362-RI的Datasheet PDF文件第36页浏览型号PM5362-RI的Datasheet PDF文件第37页浏览型号PM5362-RI的Datasheet PDF文件第38页  
PM5362TUPP-PLUS  
DATA SHEET  
PMC-951010  
ISSUE 6  
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR / PERFORMANCE MONITOR  
Pin Name Type  
Pin  
Function  
No.  
OBMODE  
Input  
146  
The outgoing byte interface mode signal  
(OBMODE) configures the outgoing interface  
mode of the TUPP-PLUS. When OBMODE is  
set low, nibble interface mode is selected. SCLK  
must be connected to GSCLK[0]. OTMF, OC1J1  
and OPL are sampled on the rising edge of  
NSCLK. ODP, OTPL, OTV5, OD[3:0], AIS, IDLE,  
LC1J1V1, LPL, and LOM[3:1] are updated on  
the rising edge of NSCLK. When OBMODE is  
set high, byte interface mode is selected. OTMF,  
OC1J1 and OPL are sampled on the rising edge  
of SCLK. ODP, OTPL, OTV5, OD[7:0], AIS,  
IDLE, LC1J1V1, LPL, and LOM[3:1] are updated  
on the rising edge of SCLK. OBMODE has an  
integral pull-up resister.  
GSCLK[1] Output 65  
GSCLK[0] 149  
The generated system clock (GSCLK[1:0])  
signals provide timing for the TUPP-PLUS when  
nibble mode is selected at the incoming or  
outgoing interface (IBMODE or OBMODE set  
low). GSCLK[1:0] are a divide by two of NSCLK.  
GSCLK[0] must only be connected to SCLK  
externally when IBMODE or OBMODE is set  
low. GSCLK[1] is a exact replica of GSCLK[0]  
and can be used to supply timing to external  
devices that are operating in byte mode.  
GSCLK[1:0] are updated on the rising edge of  
NSCLK.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
14  
 复制成功!