欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM4318 参数 Datasheet PDF下载

PM4318图片预览
型号: PM4318
PDF下载: 下载PDF文件 查看货源
内容描述: 八进制E1 / T1 / J1线路接口设备 [OCTAL E1/T1/J1 LINE INTERFACE DEVICE]
分类和应用:
文件页数/大小: 244 页 / 2135 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM4318的Datasheet PDF文件第77页浏览型号PM4318的Datasheet PDF文件第78页浏览型号PM4318的Datasheet PDF文件第79页浏览型号PM4318的Datasheet PDF文件第80页浏览型号PM4318的Datasheet PDF文件第82页浏览型号PM4318的Datasheet PDF文件第83页浏览型号PM4318的Datasheet PDF文件第84页浏览型号PM4318的Datasheet PDF文件第85页  
PRELIMINARY  
PM4318 OCTLIU  
DATASHEET  
PMC- 2001578  
ISSUE 3  
OCTAL E1/T1/J1 LINE INTERFACE DEVICE  
of a tributary on the SBI interface causes the bipolar TXTIP[n] and TXRING[n] outputs to be  
forced to pulse alternately, creating an all-ones signal. The transition to transmitting AIS on  
the TXTIP[n] and TXRING[n] outputs is done in such a way as to avoid introducing any  
bipolar violations.  
The diagnostic digital loopback point is prior to the AIS insertion point.  
TDUAL:  
The TDUAL bit configures the LIU transmit path for dual-rail (bipolar) operation. When  
TDUAL is set to logic 1, NRZ bipolar positive and negative data is input on TDP[n] and  
TDN[n] respectively. When TDUAL is set to logic 0, NRZ unipolar data is input on TDP[n] and  
TDN[n] is ignored. TDUAL must be set to logic 0 when operating in SBI mode (i.e. when the  
SBI_EN input is logic 1).  
If TDUAL is set to logic 1, the XIBC, XPDE, LCODE and PRBS blocks are disabled in the LIU  
transmit path.  
AMI:  
The AMI bit enables AMI line coding. If AMI is set to a logic 1, the LIU will perform AMI line  
encoding on the TDP[n] single-rail input data stream. If AMI is set to a logic 0, the LIU will  
perform B8ZS (if operating in T1 mode) or HDB3 (if operating in E1 mode) line encoding on  
the TDP[n] data stream. The AMI bit is ignored if the TDUAL bit is set to logic 1.  
TINV:  
When TINV is set to logic 1, the transmit digital inputs TDP[n] and TDN[n] are assumed to be  
active low and all input data is inverted. When TINV is set to logic 0, the transmit digital  
inputs TDP[n] and TDN[n] are assumed to be active high.  
TRISE:  
When TRISE is set to logic 1, the TDP[n] and TDN[n] inputs are sampled on rising edges of  
TCLK[n]. When TRISE is set to logic 0, the inputs are sampled on falling edges of TCLK[n].  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
72