欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM4318 参数 Datasheet PDF下载

PM4318图片预览
型号: PM4318
PDF下载: 下载PDF文件 查看货源
内容描述: 八进制E1 / T1 / J1线路接口设备 [OCTAL E1/T1/J1 LINE INTERFACE DEVICE]
分类和应用:
文件页数/大小: 244 页 / 2135 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM4318的Datasheet PDF文件第211页浏览型号PM4318的Datasheet PDF文件第212页浏览型号PM4318的Datasheet PDF文件第213页浏览型号PM4318的Datasheet PDF文件第214页浏览型号PM4318的Datasheet PDF文件第216页浏览型号PM4318的Datasheet PDF文件第217页浏览型号PM4318的Datasheet PDF文件第218页浏览型号PM4318的Datasheet PDF文件第219页  
PRELIMINARY  
PM4318 OCTLIU  
DATASHEET  
PMC- 2001578  
ISSUE 3  
OCTAL E1/T1/J1 LINE INTERFACE DEVICE  
synchronously regardless of the current TAP controller state by forcing input, TMS high for 5 TCK  
clock cycles. While in this state, the instruction register is set to the IDCODE instruction.  
Run-Test-Idle  
The run/test/idle state is used to execute tests.  
Capture-DR  
The capture data register state is used to load parallel data into the test data registers selected by  
the current instruction. If the selected register does not allow parallel loads or no loading is  
required by the current instruction, the test register maintains its value. Loading occurs on the  
rising edge of TCK.  
Shift-DR  
The shift data register state is used to shift the selected test data registers by one stage. Shifting  
is from MSB to LSB and occurs on the rising edge of TCK.  
Update-DR  
The update data register state is used to load a test register’s parallel output latch. In general,  
the output latches are used to control the device. For example, for the EXTEST instruction, the  
boundary scan test register’s parallel output latches are used to control the device’s outputs. The  
parallel output latches are updated on the falling edge of TCK.  
Capture-IR  
The capture instruction register state is used to load the instruction register with a fixed  
instruction. The load occurs on the rising edge of TCK.  
Shift-IR  
The shift instruction register state is used to shift both the instruction register and the selected  
test data registers by one stage. Shifting is from MSB to LSB and occurs on the rising edge of  
TCK.  
Update-IR  
The update instruction register state is used to load a new instruction into the instruction register.  
The new instruction must be scanned in using the Shift-IR state. The load occurs on the falling  
edge of TCK.  
The Pause-DR and Pause-IR states are provided to allow shifting through the test data and/or  
instruction registers to be momentarily paused.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
206