欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM4314-RI 参数 Datasheet PDF下载

PM4314-RI图片预览
型号: PM4314-RI
PDF下载: 下载PDF文件 查看货源
内容描述: QUAD T1 / E1线路接口装置 [QUAD T1/E1 LINE INTERFACE DEVICE]
分类和应用: 数字传输接口电信集成电路电信电路装置PC
文件页数/大小: 170 页 / 804 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM4314-RI的Datasheet PDF文件第68页浏览型号PM4314-RI的Datasheet PDF文件第69页浏览型号PM4314-RI的Datasheet PDF文件第70页浏览型号PM4314-RI的Datasheet PDF文件第71页浏览型号PM4314-RI的Datasheet PDF文件第73页浏览型号PM4314-RI的Datasheet PDF文件第74页浏览型号PM4314-RI的Datasheet PDF文件第75页浏览型号PM4314-RI的Datasheet PDF文件第76页  
PM4314 QDSX  
DATA SHEET  
PMC-950857  
ISSUE 5  
QUAD T1/E1 LINE INTERFACE DEVICE  
Register 002H, 042H, 082H, and 0C2H:TX/RX Block Placement  
Bit  
Type  
Function  
Default  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Unused  
Unused  
Unused  
PRSMTX  
PRSGTX  
IBCDTX  
XIBCTX  
DJATTX  
X
X
X
0
1
0
1
1
R/W  
R/W  
R/W  
R/W  
R/W  
This register is used to configure the PRSM, PRSG, IBCD, XIBC, and DJAT  
blocks to be on the transmit or the receive data paths.  
PRSMTX:  
The PRSMTX bit determines whether the PRSM block is placed on the  
transmit or receive data paths. When PRSMTX is set to a logic 1, then the  
PRSM block is moved to the transmit path and will be used to synchronize to  
15  
2 -1 PRBS sequences on the TDD[X] input. When the PRSM block is in the  
transmit path, the TDUAL bits (in registers 001H, 041H, 081H, and 0C1H)  
and the TDUAL input pin must be set to logic 0 for proper operation. When  
PRSMTX is set to a logic 0, then the PRSM block is moved to the receive  
15  
path and will be used to synchronize to 2 -1 PRBS sequences from the  
analog RXTIP[X] and RXRING[X] inputs.  
PRSGTX:  
The PRSGTX bit determines whether the PRSG block is placed on the  
transmit or receive data paths. When PRSGTX is set to a logic 1, then the  
PRSG block is moved to the transmit path and can be used to insert the  
15  
2 -1 PRBS sequence into the transmit data. When the TDUAL bit or the  
TDUAL pin are logic 1, then the PRSG has no effect if placed in the transmit  
path. When PRSGTX is set to a logic 0, then the PRSG block is moved to the  
15  
receive path and can be used to source an unframed 2 -1 PRBS sequence  
to the RDD[X] output.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
60  
 复制成功!