欢迎访问ic37.com |
会员登录 免费注册
发布采购

HDMP-1638G 参数 Datasheet PDF下载

HDMP-1638G图片预览
型号: HDMP-1638G
PDF下载: 下载PDF文件 查看货源
内容描述: [Ethernet Transceiver, 1-Trnsvr, Bipolar, PQFP64,]
分类和应用: 以太网:16GBASE-T电信电信集成电路
文件页数/大小: 18 页 / 266 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号HDMP-1638G的Datasheet PDF文件第6页浏览型号HDMP-1638G的Datasheet PDF文件第7页浏览型号HDMP-1638G的Datasheet PDF文件第8页浏览型号HDMP-1638G的Datasheet PDF文件第9页浏览型号HDMP-1638G的Datasheet PDF文件第11页浏览型号HDMP-1638G的Datasheet PDF文件第12页浏览型号HDMP-1638G的Datasheet PDF文件第13页浏览型号HDMP-1638G的Datasheet PDF文件第14页  
HDMP-1638G (Transmitter Section) Output Jitter Characteristics  
(Measured with equivalent parts which have TTL REFCLK input)  
T = 0°C to +70°C, V = 3.15 V to 3.45 V  
A
CC  
Symbol  
Parameter  
Units  
Typ.  
[1]  
RJ  
Random Jitter at DOUT, the High Speed Electrical Data Port, Specified as  
1 Sigma Deviation of the 50% Crossing Point (RMS)  
ps  
8
[1]  
DJ  
Deterministic Jitter at DOUT, the High Speed Electrical Data Port (pk-pk)  
ps  
TBD  
Note:  
1. Defined by Fibre Channel Specification X3.230-1994 FC-PH Standard, Annex A, Section A.4 and tested using measurement method shown in  
Figure 8.  
HP70841B  
PATTERN  
GENERATOR  
HP70311A  
CLOCK SOURCE  
+K28.5, -K28.5  
+ DATA  
- DATA  
HP70841B  
PATTERN  
GENERATOR*  
1.25 GHz  
HP83480A  
OSCILLOSCOPE  
HP83480A  
OSCILLOSCOPE  
DIVIDE  
BY 10  
CIRCUIT  
(DUAL  
DIVIDE  
BY 2  
CIRCUIT  
0000011111 + DATA  
- DATA  
TRIGGER  
125 MHz  
TRIGGER  
CH1  
CH2  
1.25 GHz  
OUTPUT)  
CH1  
CH2  
HP70311A  
CLOCK SOURCE  
+DOUT -DOUT  
HDMP-1638G  
+DOUT -DOUT  
HDMP-1638G  
BIAS  
TEE  
-DIN  
+DIN  
VARIABLE  
DELAY  
REFCLK LOOPEN  
Tx[0..9]  
ENBYTSYNC  
LOOPEN  
TTL  
125 MHz  
* PATTERN  
REFCLK  
Tx[0..9]  
GENERATOR  
PROVIDES A  
DIVIDE BY  
Rx[0..9]  
10 FUNCTION.  
0011111000  
(STATIC K28.7)  
1.4 V  
B. BLOCK DIAGRAM OF DJ MEASUREMENT METHOD  
A. BLOCK DIAGRAM OF RJ MEASUREMENT METHOD  
Figure 8. Transmitter jitter measurement method.  
9
PMC-Sierra, Inc. - Not Recommended for New Designs