PixArt Imaging Inc.
ADNS-7530 Integrated Molded Lead-Frame DIP Sensor
Rest2_Rate
Address: 0x16
Access: Read / Write
Reset Value: 0x09
Bit
7
6
5
4
3
2
1
0
Field
R2R7
R2R6
R2R5
R2R4
R2R3
R2R2
R2R1
R2R0
This register set the Rest 2 frame rate.
Rest2 frame rate = (R2R[7:0] + 1) x 10ms.
Default value: 10 x 10ms = 100ms
Min: 2 x 10ms = 20ms
Max: 241 x 10ms = 2,410ms = 2.41s
All the above values are calculated based on 100Hz Hibernate clock, which expected to have 40% tolerance.
Rest2_Downshift
Address: 0x17
Access: Read / Write
Reset Value: 0x2f
Bit
7
6
5
4
3
2
1
0
Field
R2D7
R2D6
R2D5
R2D4
R2D3
R2D2
R2D1
R2D0
This register set the Rest 2 to Rest 3 downshift time.
Rest2 Downshift time = R2D[7:0] x 128 x Rest2_Rate.
Default value: 47 x 128 x 100ms (Rest2_Rate default) = 601.6s = 10min
Min: 1 x 128 x 20ms (Rest2_Rate min) = 2560ms = 2.56s
Max: 242 x 128 x 2.56s (Resr2_Rate max) = 79,298s = 1,321min = 22hrs
All the above values are calculated based on 100Hz Hibernate clock, which expected to have 40% tolerance.
Rest3_Rate
Address: 0x18
Access: Read / Write
Reset Value: 0x31
Bit
7
6
5
4
3
2
1
0
Field
R3R7
R3R6
R3R5
R3R4
R3R3
R3R2
R3R1
R3R0
This register set the Rest 3 frame rate.
Rest3 frame rate = (R3R[7:0] + 1) x 10ms.
Default value: 50 x 10ms = 500ms
Min: 2 x 10ms = 20ms
Max: 241 x 10ms = 2,410ms = 2.41s
All the above values are calculated based on 100Hz Hibernate clock, which expected to have 40% tolerance.
Reserved
Address: 0x19
All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.
PixArt Imaging Inc.
E-mail: fae_service@pixart.com.tw
30
PIXART [ PIXART IMAGING INC. ]
