欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAA7146AH 参数 Datasheet PDF下载

SAA7146AH图片预览
型号: SAA7146AH
PDF下载: 下载PDF文件 查看货源
内容描述: 多媒体桥接器,高性能倍线器和PCI电路SPCI [Multimedia bridge, high performance Scaler and PCI circuit SPCI]
分类和应用: 商用集成电路PC
文件页数/大小: 144 页 / 646 K
品牌: NXP [ NXP ]
 浏览型号SAA7146AH的Datasheet PDF文件第3页浏览型号SAA7146AH的Datasheet PDF文件第4页浏览型号SAA7146AH的Datasheet PDF文件第5页浏览型号SAA7146AH的Datasheet PDF文件第6页浏览型号SAA7146AH的Datasheet PDF文件第8页浏览型号SAA7146AH的Datasheet PDF文件第9页浏览型号SAA7146AH的Datasheet PDF文件第10页浏览型号SAA7146AH的Datasheet PDF文件第11页  
Philips Semiconductors  
Product specification  
Multimedia bridge, high performance  
Scaler and PCI circuit (SPCI)  
SAA7146A  
SYMBOL  
PIN  
STATUS  
DESCRIPTION  
AD PCI26  
AD PCI25  
AD PCI24  
C/BE# [3]  
IDSEL  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
I/O  
I/O  
I/O  
I/O  
I
bidirectional PCI multiplexed address/data bit 26  
bidirectional PCI multiplexed address/data bit 25  
bidirectional PCI multiplexed address/data bit 24  
bidirectional PCI multiplexed bus command and byte enable 3 (active LOW)  
PCI initialization device select signal input  
bidirectional PCI multiplexed address/data bit 23  
bidirectional PCI multiplexed address/data bit 22  
bidirectional PCI multiplexed address/data bit 21  
bidirectional PCI multiplexed address/data bit 20  
digital supply voltage 6 (3.3 V)  
AD PCI23  
AD PCI22  
AD PCI21  
AD PCI20  
VDDD6  
I/O  
I/O  
I/O  
I/O  
P
VSSD6  
P
digital ground 6  
AD PCI19  
AD PCI18  
AD PCI17  
AD PCI16  
VDDD7  
I/O  
I/O  
I/O  
I/O  
P
bidirectional PCI multiplexed address/data bit 19  
bidirectional PCI multiplexed address/data bit 18  
bidirectional PCI multiplexed address/data bit 17  
bidirectional PCI multiplexed address/data bit 16  
digital supply voltage 7 (3.3 V)  
VSSD7  
P
digital ground 7  
C/BE# [2]  
FRAME#  
IRDY#  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
O
bidirectional PCI multiplexed bus command and byte enable 2 (active LOW)  
bidirectional PCI cycle frame signal (active LOW)  
bidirectional PCI initiator ready signal (active LOW)  
bidirectional PCI target ready signal (active LOW)  
bidirectional PCI device select signal (active LOW)  
bidirectional PCI stop signal (active LOW)  
PCI parity error signal output (active LOW)  
bidirectional PCI parity signal  
TRDY#  
DEVSEL#  
STOP#  
PERR#  
PAR  
I/O  
I/O  
P
C/BE# [1]  
VDDD8  
bidirectional PCI-bus command and byte enable 1 (active LOW)  
digital supply voltage 8 (3.3 V)  
VSSD8  
P
digital ground 8  
AD PCI15  
AD PCI14  
AD PCI13  
AD PCI12  
VDDD9  
I/O  
I/O  
I/O  
I/O  
P
bidirectional PCI multiplexed address/data bit 15  
bidirectional PCI multiplexed address/data bit 14  
bidirectional PCI multiplexed address/data bit 13  
bidirectional PCI multiplexed address/data bit 12  
digital supply voltage 9 (3.3 V)  
VSSD9  
P
digital ground 9  
AD PCI11  
AD PCI10  
AD PCI9  
AD PCI8  
VDDD10  
I/O  
I/O  
I/O  
I/O  
P
bidirectional PCI multiplexed address/data bit 11  
bidirectional PCI multiplexed address/data bit 10  
bidirectional PCI multiplexed address/data bit 9  
bidirectional PCI multiplexed address/data bit 8  
digital supply voltage 10 (3.3 V)  
VSSD10  
P
digital ground 10  
C/BE# [0]  
I/O  
bidirectional PCI multiplexed bus command and byte enable 0 (active LOW)  
1998 Apr 09  
7
 复制成功!