ISP1581
Hi-Speed USB peripheral controller
Philips Semiconductors
Table 52: DMA Interrupt Reason Register: bit description…continued
Bit
Symbol
Description
9
INTRQ_PENDING A logic 1 indicates that a pending interrupt was detected on
pin INTRQ.
8
DMA_XFER_OK
A logic 1 indicates that the DMA transfer has been completed
(DMA Transfer Counter has become zero). This bit is only
used in GDMA (slave) mode and MDMA (master) mode.
7
6
5
4
3
2
1
1F0_WF_E
A logic 1 indicates that the 1F0 write FIFO is empty and the
microcontroller can start writing data.
1F0_WF_F
A logic 1 indicates that the 1F0 write FIFO is full and the
microcontroller must stop writing data.
1F0_RF_E
A logic 1 indicates that 1F0 read FIFO is empty and the
microcontroller must stop reading data.
READ_1F0
A logic 1 indicates that 1F0 FIFO contains unread data and
the microcontroller can start reading data.
BSY_DONE
TF_RD_DONE
CMD_INTRQ_OK
A logic 1 indicates that the BSY status bit has become zero
and polling has been stopped.
A logic 1 indicates that the Read Task Files command has
been completed.
A logic 1 indicates that all bytes from the FIFO have been
transferred (DMA Transfer Count zero) and an interrupt on pin
INTRQ was detected.
0
-
reserved
Table 53: Internal EOT-Functional relation with DMA_XFER_OK bit
INT_EOT DMA_XFER_OK Description
1
1
0
0
1
1
During the DMA transfer, there is a premature termination
with short packet[1].
DMA transfer is completed with short packet and the DMA
transfer counter has reached ‘0’.
DMA transfer is completed without any short packet and the
DMA transfer counter has reached ‘0’.
[1] The short packet does not include zero-length packets.
9.4.8 DMA Interrupt Enable register (address: 54H)
This 2-byte register controls the interrupt generation of the source bits in the DMA
Interrupt Reason register (see Table 51). The bit allocation is given in Table 54. The
bit descriptions are given in Table 52. A logic 1 enables interrupt generation. The
values after a (bus) reset are logic 0 (disabled).
Table 54: DMA Interrupt Enable register: bit allocation
Bit
15
14
13
12
11
10
9
8
Symbol
reserved
IE_ODD IE_EXT_EOT IE_INT_EOT
_IND
IE_INTRQ_
PENDING
IE_DMA_
XFER_OK
Reset
-
-
-
-
-
-
0
0
0
0
0
0
0
0
0
0
Bus reset
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
9397 750 13462
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data
Rev. 06 — 23 December 2004
41 of 79
NXP [ NXP ]
