欢迎访问ic37.com |
会员登录 免费注册
发布采购

ISP1362BD 参数 Datasheet PDF下载

ISP1362BD图片预览
型号: ISP1362BD
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片通用串行总线- The-Go的控制器 [Single-chip Universal Serial Bus On-The-Go controller]
分类和应用: 控制器
文件页数/大小: 150 页 / 621 K
品牌: NXP [ NXP ]
 浏览型号ISP1362BD的Datasheet PDF文件第89页浏览型号ISP1362BD的Datasheet PDF文件第90页浏览型号ISP1362BD的Datasheet PDF文件第91页浏览型号ISP1362BD的Datasheet PDF文件第92页浏览型号ISP1362BD的Datasheet PDF文件第94页浏览型号ISP1362BD的Datasheet PDF文件第95页浏览型号ISP1362BD的Datasheet PDF文件第96页浏览型号ISP1362BD的Datasheet PDF文件第97页  
ISP1362  
Single-chip USB OTG controller  
Philips Semiconductors  
Table 64: HcHardwareConguration register: bit descriptioncontinued  
Bit  
Symbol  
Description  
12  
ConnectPullDown_DS1  
0 disconnect built-in pull-down resistors on  
OTG_DM1 and OTG_DP1  
1 connect built-in pull-down resistors on OTG_DM1  
and OTG_DP1  
Remark: This bit is effective only when port 1 is  
congured as the host port (the OTGMODE pin is  
HIGH, and the ID pin is LOW). When port 1 is  
congured as the OTG port, (the OTGMODE pin is  
LOW), the pull-down resistors on OTG_DM1 and  
OTG_DP1 are controlled by the LOC_PULL_DN_DP  
and LOC_PULL_DN_DM bits of the OtgControl  
register.  
11  
10  
9
SuspendClkNotStop  
AnalogOCEnable  
OneINT  
0 clock can be stopped when suspended  
1 clock cannot be stopped when suspended  
0 use external OC detection; digital input  
1 use on-chip OC detection; analog input  
0 HC interrupt routed to INT1, DC interrupt routed to  
INT2  
1 HC and DC interrupts routed to INT1 only, INT2 is  
unused  
8
7
DACKMode  
OneDMA  
0 normal operation; DACK1 is used with read and  
write signals; power-up value  
1 reserved  
0 HC DMA request and acknowledge routed to  
DREQ1 and DACK1, DC DMA request and  
acknowledge routed to DREQ2 and DACK2  
1 HC and DC DMA requests and acknowledges  
routed to DREQ1 and DACK1; DREQ2 and DACK2  
unused  
6
DACKInputPolarity  
DREQOutputPolarity  
DataBusWidth[1:0]  
InterruptOutputPolarity  
InterruptPinTrigger  
InterruptPinEnable  
0 DACK1 is active LOW; power-up value  
1 DACK1 is active HIGH  
5
0 DREQ1 is active LOW  
1 DREQ1 is active HIGH; power-up value  
01 microprocessor interface data bus width is 16 bits  
Others reserved  
4 to 3  
2
1
0
0 INT1 interrupt is active LOW; power-up value  
1 INT1 interrupt is active HIGH  
0 INT1 interrupt is level-triggered; power-up value  
1 INT1 interrupt is edge-triggered  
0 power-up value  
1 global interrupt pin INT1 is enabled; this bit should  
be used with the HcµPInterruptEnable register to  
enable pin INT1  
9397 750 12337  
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.  
Product data  
Rev. 03 06 January 2004  
93 of 150  
 复制成功!