欢迎访问ic37.com |
会员登录 免费注册
发布采购

74HC32PW-Q100,118 参数 Datasheet PDF下载

74HC32PW-Q100,118图片预览
型号: 74HC32PW-Q100,118
PDF下载: 下载PDF文件 查看货源
内容描述: [74HC(T)32-Q100 - Quad 2-input OR gate TSSOP 14-Pin]
分类和应用: 光电二极管逻辑集成电路
文件页数/大小: 15 页 / 129 K
品牌: PHILIPS [ NXP SEMICONDUCTORS ]
 浏览型号74HC32PW-Q100,118的Datasheet PDF文件第2页浏览型号74HC32PW-Q100,118的Datasheet PDF文件第3页浏览型号74HC32PW-Q100,118的Datasheet PDF文件第4页浏览型号74HC32PW-Q100,118的Datasheet PDF文件第5页浏览型号74HC32PW-Q100,118的Datasheet PDF文件第6页浏览型号74HC32PW-Q100,118的Datasheet PDF文件第7页浏览型号74HC32PW-Q100,118的Datasheet PDF文件第8页浏览型号74HC32PW-Q100,118的Datasheet PDF文件第9页  
74HC32-Q100; 74HCT32-Q100
Quad 2-input OR gate
Rev. 1 — 1 August 2012
Product data sheet
1. General description
The 74HC32-Q100; 74HCT32-Q100 is a quad 2-input OR gate. Inputs include clamp
diodes. This enables the use of current limiting resistors to interface inputs to voltages in
excess of V
CC
.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from
40 C
to +85
C
and from
40 C
to +125
C
Wide supply voltage range from 2.0 V to 6.0 V
Complies with JEDEC standard JESD7A
Symmetrical output impedance
High noise immunity
Low power dissipation
Balanced propagation delays
Input levels:
For 74HC32-Q100: CMOS level
For 74HCT32-Q100: TTL level
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0
)
Multiple package options