74HC10-Q100; 74HCT10-Q100
NXP Semiconductors
Triple 3-input NAND gate
13. Abbreviations
Table 10. Abbreviations
Acronym
CMOS
DUT
Description
Complementary Metal-Oxide Semiconductor
Device Under Test
ElectroStatic Discharge
Human Body Model
Machine Model
ESD
HBM
MM
MIL
Military
TTL
Transistor-Transistor Logic
14. Revision history
Table 11. Revision history
Document ID
Release date
20130221
Data sheet status
Change notice
Supersedes
74HC_HCT10_Q100 v.1
Product data sheet
-
-
74HC_HCT10_Q100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 21 February 2013
10 of 13