欢迎访问ic37.com |
会员登录 免费注册
发布采购

74HC195 参数 Datasheet PDF下载

74HC195图片预览
型号: 74HC195
PDF下载: 下载PDF文件 查看货源
内容描述: 4位并行存取移位寄存器 [4-bit parallel access shift register]
分类和应用: 移位寄存器
文件页数/大小: 9 页 / 69 K
品牌: NXP [ NXP ]
 浏览型号74HC195的Datasheet PDF文件第1页浏览型号74HC195的Datasheet PDF文件第2页浏览型号74HC195的Datasheet PDF文件第3页浏览型号74HC195的Datasheet PDF文件第4页浏览型号74HC195的Datasheet PDF文件第5页浏览型号74HC195的Datasheet PDF文件第6页浏览型号74HC195的Datasheet PDF文件第8页浏览型号74HC195的Datasheet PDF文件第9页  
Philips Semiconductors  
Product specification  
4-bit parallel access shift register  
74HC/HCT195  
DC CHARACTERISTICS FOR HCT  
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.  
Output capability: standard  
ICC category: MSI  
Note to HCT types  
The value of additional quiescent supply current (ICC) for a unit load of 1 is given in the family specifications.  
To determine ICC per input, multiply this value by the unit load coefficient shown in the table below.  
INPUT  
UNIT LOAD COEFFICIENT  
PE  
all others  
0.65  
0.35  
AC CHARACTERISTICS FOR 74HCT  
GND = 0 V; tr = tf = 6 ns; CL = 50 pF  
Tamb (°C)  
TEST CONDITIONS  
74HCT  
SYMBOL PARAMETER  
UNIT  
WAVEFORMS  
VCC  
(V)  
+25  
40 to +85 40 to +125  
min. typ. max. min. max. min. max.  
tPHL/ tPLH propagation delay  
CP to Qn  
18  
17  
7
32  
35  
15  
40  
44  
19  
48  
53  
22  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
4.5 Fig.6  
tPHL  
propagation delay  
MR to Qn  
4.5 Fig.8  
t
THL/ tTLH output transition time  
4.5 Fig.6  
tW  
tW  
trem  
tsu  
tsu  
th  
clock pulse width  
HIGH or LOW  
20  
16  
16  
20  
16  
3
6
25  
20  
20  
25  
20  
3
30  
24  
24  
30  
24  
3
4.5 Fig.6  
master reset pulse width  
LOW  
6
4.5 Fig.8  
removal time  
MR to CP  
6
4.5 Fig.8  
set-up time  
J, K, PE to CP  
12  
6
4.5 Figs 8 and 9  
4.5 Figs 8 and 9  
4.5 Figs 8 and 9  
set-up time  
Dn to CP  
hold time  
5  
52  
J, K, PE, Dn to CP  
fmax  
maximum clock pulse  
frequency  
27  
22  
18  
MHz 4.5 Fig.6  
December 1990  
7
 复制成功!