欢迎访问ic37.com |
会员登录 免费注册
发布采购

74HC166D-Q100J 参数 Datasheet PDF下载

74HC166D-Q100J图片预览
型号: 74HC166D-Q100J
PDF下载: 下载PDF文件 查看货源
内容描述: [74HC(T)166-Q100 - 8-bit parallel-in/serial out shift register SOP 16-Pin]
分类和应用: 光电二极管逻辑集成电路触发器
文件页数/大小: 19 页 / 579 K
品牌: NXP [ NXP ]
 浏览型号74HC166D-Q100J的Datasheet PDF文件第8页浏览型号74HC166D-Q100J的Datasheet PDF文件第9页浏览型号74HC166D-Q100J的Datasheet PDF文件第10页浏览型号74HC166D-Q100J的Datasheet PDF文件第11页浏览型号74HC166D-Q100J的Datasheet PDF文件第13页浏览型号74HC166D-Q100J的Datasheet PDF文件第14页浏览型号74HC166D-Q100J的Datasheet PDF文件第15页浏览型号74HC166D-Q100J的Datasheet PDF文件第16页  
74HC166-Q100; 74HCT166-Q100  
NXP Semiconductors  
8-bit parallel-in/serial out shift register  
V
I
MR input  
V
M
GND  
t
W
t
rec  
V
I
V
CP input  
M
GND  
t
PHL  
V
OH  
Q7 output  
V
M
V
OL  
aaa-008822  
Measurement points are given in Table 8.  
OL and VOH are typical voltage output levels that occur with the output load.  
V
Fig 8. Master reset (MR) pulse width, MR to output (Q7) propagation delay and MR to clock (CP) recovery time.  
see note (1)  
V
I
CE input  
GND  
V
M
t
su  
t
t
t
su  
su  
t
t
t
t
t
h
h
h
V
I
PE input  
GND  
V
M
t
su  
su  
h
h
V
I
stable  
Dn input  
GND  
V
M
t
su  
t
h
V
I
stable  
DS input  
GND  
V
M
t
su  
t
t
W
h
V
I
CP input  
GND  
V
M
aaa-008823  
condition: MR = HIGH  
The shaded areas indicate when the input is permitted to change for predictable output performance  
Measurement points are given in Table 8.  
(1) CE may change only from HIGH-to-LOW while CP is LOW  
Fig 9. Set-up and hold times  
74HC_HCT166_Q100  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Product data sheet  
Rev. 1 — 25 September 2013  
12 of 19