PE3336
Product Specification
Functional Description
The PE3336 consists of a prescaler, counters, a
phase detector and control logic. The dual
modulus prescaler divides the VCO frequency by
either 10 or 11, depending on the value of the
modulus select. Counters “R” and “M” divide the
reference and prescaler output, respectively, by
integer values stored in a 20-bit register. An
additional counter (“A”) is used in the modulus
select logic. The phase-frequency detector
generates up and down frequency control signals.
The control logic includes a selectable chip
interface. Data can be written via serial bus,
parallel bus, or hardwired direct to the pins. There
are also various operational and test modes and
lock detect.
Figure 3. Functional Block Diagram
R Counter
(6-bit)
fr
fc
D(7:0)
R(5:0)
M(8:0)
A(3:0)
PD_U
PD_D
Phase
Detector
Control
Logic
Sdata
Control
Pins
Cext
2k
Ω
Modulus
Select
Fin
Fin
10/11
Prescaler
M Counter
(9-bit)
fp
Document No. 70-0033-02 │ www.psemi.com
©2005 Peregrine Semiconductor Corp. All rights reserved.
Page 7 of 15
PSEMI [ Peregrine Semiconductor ]
