––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––– ■ ML53612 ■
DR_2
Definition
0
1
Delay
CT Bus Connect
Source
2
[7:3]
Reserved (write zero)
Delay (Read/Write)
Selects the switching delay mode. When set to Constant, data is switched on frame boundaries resulting in a constant 1 frame delay and allowing
"bundling". When set to Minimum, data is switched on 2 Mbps time-slot boundaries reducing the delay through the switch for certain combinations of
input to output time-slots.
0
1
→
→
Constant (Default)
Minimum
Note: Do not use Minimum delay mode on channels using parallel data source.
CT Bus Connect Enable (Read/Write)
Enables the switch to be used for CT Bus to CT Bus connection without externally connecting L_SO to L_SI. When enabled, the L_SI input is replaced
by the corresponding L_SO output. CT Bus connect allows inter-operability switching to be provided by any unused transmit and receive switch pair.
0
1
→
→
CT Bus Connect Disabled (Default)
CT Bus Connect Enabled
Note:
1. When CT Bus Connect is enabled, the L_SO to L_SI connection does not pass through the conversion
circuitry. See Figure 2.
2. The Receive Switch Output Enable register does not have to be set to make this connection.
Source (Read/Write)
Selects the transmit channel data source. When set to 0, Serial TDM data from L_SI or L_SO (see CT Bus Connect Enable) is selected. When set to 1,
the corresponding parallel access register is selected as the source of the transmit channel data.
0
1
→
→
Serial TDM data (Default)
Parallel microprocessor data
Note: The Serial TDM data and the parallel access register share common registers within the transmit switch.
Therefore it is necessary to write to the parallel access register after the source is changed to parallel
microprocessor data.
Oki Semiconductor
43
OKI [ OKI ELECTRONIC COMPONETS ]
