¡ Semiconductor
MD56V62160/H
Bank Interleave Random Row Read Cycle @ CAS Latency = 2, Burst Length = 4
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
CLK
High
CKE
CS
tRC
RAS
tRRD
CAS
RAa
CAa
RCb
CCb
RAc
CAc
ADDR
A13
A12
A10
DQ
RAa
RCb
RAc
QAa0 QAa1 QAa2 QAa3
QCb0 QCb1 QCb2 QCb3
QAc0 QAc1 QAc2 QAc3
WE
UDQM,
LDQM
Row Active Read Command
(A-Bank) (A-Bank)
Read Command
(C-Bank)
Read Command
(A-Bank)
Row Active
(C-Bank)
Precharge Command
(C-Bank)
Precharge Command
(A-Bank)
Row Active
(A-Bank)
15/28