xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx
xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Rvdda
VDDA
VDDP
SINGLE ENDED
OUTPUT FILTER VALUES
10 Ω
VDDP
GND
LOAD
Llc
Clc
Cvddp
470 µF
2 Ω - 3 Ω
3 Ω - 6 Ω
4 Ω - 8 Ω
10 µH
15 µH
22 µH
1000 nF
680 nF
470 nF
Cvp
22 µF
mode
control
VSSA
Cvssp
470 µF
VDDP VSSP
VSSP
VSSP
VSSA
Cvddp
Cvp
Cvssp
Rvssa
VDDP
Rosc
30 kΩ
Csn
10 Ω
100 nF
100 nF
100 nF
220 pF
Rsn
n.c. n.c. n.c.
10 Ω
Csn
220 pF
Cin
4
5
6
1
23
8
11
+
IN1P
IN1N
VSSP
8
9
Llc
OUT1
470 nF
Cin
10
9
IN1
Rzo
22 Ω
−
Cbo
+
BOOT1
Clc
470 nF
−
Czo
15 nF
100 nF
SGND
IN2P
19
22
TDA8950J
Cbo
BOOT2
OUT2
Cin
15
14
−
15 nF
470 nF
Cin
Llc
IN2
+
IN2N
VDDP
Rzo
22 Ω
21
20
−
470 nF
Csn
220 pF
Clc
18
12
7
17
16
13
Czo
100 nF
Rsn
10 Ω
+
Csn
220 pF
Cvdda
100 nF
Cvssa
Cvddp
100 nF
Cvp
Cvssp
Cprot
100 nF
VSSP
Cstab
470 nF
100 nF
100 nF
100 nF
VDDA
VSSA
V
V
VDDP VSSP
001aai420
SSP
SSA
Fig 10. Simplified application diagram
NXP [ NXP ]
