xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
P5CD016 P5CD041 P5CD051
P5CD021 P5CD081
LA
ROM
EEPROM
RAM
RF
CIU
INTERFACE
ISO 14443
16 KB/20 KB/
52 KB/ 40 KB/
80 KB
DATA AND
PROGRAM
MEMORY
LB
264 KB
PROGRAM
MEMORY
7680 B
DATA
MEMORY
FameXE
ENHANCED PUBLIC
KEY
IO1
IO2
IO3
PROGRAMMABLE
IO1, IO2, IO3
UART
ISO 7816
COPROCESSOR e.g.
RSA, ECC
MEMORY MANAGEMENT UNIT (MMU)
CLOCK
FILTER
CLOCK
GENERATION
CLK
SECURE_MX51 CPU
TRIPLE-DES
COPROCESSOR
AES
COPROCESSOR
TIMERS
SECURITY SENSORS
RESET GENERATION
RST_N
FAST
CRC16
RNG
16-bit 16-bit
T0
T1
VOLTAGE REGULATOR
VDD
VSS
001aal386
Fig 2. Functional diagram P5CD016/P5CD021/P5CD041/P5CD081
NXP [ NXP ]
