NXP Semiconductors
PF4210
14-channel power management integrated circuit (PMIC) for audio/video applications
VIN
SW3AIN
SW3AMODE
I
SENSE
C
INSW3A
CONTROLLER
SW3
SW3ALX
DRIVER
L
SW3A
SW3AFAULT
C
OSW3A
INTERNAL
COMPENSATION
I2C
2
Z2
I C
SW3AFB
SW3BIN
INTERFACE
Z1
EA
V
DAC
REF
VIN
SW3BMODE
I
SENSE
C
INSW3B
CONTROLLER
SW3BLX
EP
DRIVER
SW3BFAULT
INTERNAL
COMPENSATION
I2C
Z2
Z1
SW3BFB
EA
V
REF
DAC
aaa-026489
Figure 20.ꢀSW3A/B single phase block diagram
10.4.4.5.2 SW3A/B dual phase
SW3A/B can be connected in dual phase configuration using one inductor per switching
node, as shown in Figure 21. This mode allows a smaller output voltage ripple. Feedback
is taken from pin SW3AFB and pin SW3BFB must be left open. Although control is from
SW3A, registers of both regulators, SW3A and SW3B, must be identically set. In this
configuration, the regulators switch 180 degrees apart.
PF4210
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2018. All rights reserved.
Data sheet: technical data
Rev. 2.0 — 14 November 2018
62 / 137