欢迎访问ic37.com |
会员登录 免费注册
发布采购

LPC54616J512BD100 参数 Datasheet PDF下载

LPC54616J512BD100图片预览
型号: LPC54616J512BD100
PDF下载: 下载PDF文件 查看货源
内容描述: [32-bit ARM Cortex-M4 microcontroller]
分类和应用:
文件页数/大小: 169 页 / 3528 K
品牌: NXP [ NXP ]
 浏览型号LPC54616J512BD100的Datasheet PDF文件第61页浏览型号LPC54616J512BD100的Datasheet PDF文件第62页浏览型号LPC54616J512BD100的Datasheet PDF文件第63页浏览型号LPC54616J512BD100的Datasheet PDF文件第64页浏览型号LPC54616J512BD100的Datasheet PDF文件第66页浏览型号LPC54616J512BD100的Datasheet PDF文件第67页浏览型号LPC54616J512BD100的Datasheet PDF文件第68页浏览型号LPC54616J512BD100的Datasheet PDF文件第69页  
LPC546xx  
NXP Semiconductors  
32-bit ARM Cortex-M4 microcontroller  
GPIO Pin Interrupts, GPIO Group Interrupts, and selected peripherals such as USB0,  
USB1, DMIC, SPI, I2C, USART, WWDT, RTC, Micro-tick Timer, and BOD can be left  
running in deep sleep mode The FRO, RTC oscillator, and the watchdog oscillator can be  
left running.In some cases, DMA can operate in deep-sleep mode. For more details, see  
UM10912, LPC546xx. user manual.  
7.14.3 Deep power-down mode  
In deep power-down mode, power is shut off to the entire chip except for the RTC power  
domain and the RESET pin. The LPC546xx can wake up from deep power-down mode  
via the RESET pin and the RTC alarm. The ALARM1HZ flag in RTC control register  
generates an RTC wake-up interrupt request, which can wake up the part. During deep  
power-down mode, the contents of the SRAM and registers are not retained. All functional  
pins are tri-stated in deep power-down mode.  
Table 8 shows the peripheral configuration in reduced power modes.  
Table 8.  
Peripheral configuration in reduced power modes  
Reduced power mode  
Peripheral  
Sleep  
Deep-sleep  
Deep power-down  
FRO  
Flash  
BOD  
PLL  
Software configured Software configured  
Software configured Standby  
Off  
Off  
Off  
Off  
Off  
Software configured Software configured  
Software configured Off  
Watchdog osc and  
WWDT  
Software configured Software configured  
Micro-tick Timer  
DMA  
Software configured Software configured  
Off  
Off  
Active  
Configurable some for operations. For more details,  
see UM10912, LPC546xx. user manual.  
USART  
Software configured Off; but can create a wake-up interrupt in synchronous Off  
slave mode or 32 kHz clock mode  
SPI  
Software configured Off; but can create a wake-up interrupt in slave mode Off  
Software configured Off; but can create a wake-up interrupt in slave mode Off  
I2C  
USB0  
USB1  
Ethernet  
DMIC  
Software configured Software configured  
Software configured Software configured  
Software configured Off  
Off  
Off  
Off  
Software configured Software configured  
Off  
Other digital peripherals Software configured Off  
Off  
RTC oscillator  
Software configured Software configured  
Software configured  
LPC546xx  
All information provided in this document is subject to legal disclaimers.  
© NXP Semiconductors N.V. 2018. All rights reserved.  
Product data sheet  
Rev. 2.5 — 20 June 2018  
65 of 169  
 复制成功!