LPC540xx
NXP Semiconductors
32-bit ARM Cortex-M4 microcontroller
DDDꢀꢁꢂꢃꢄꢂꢁ
ꢃ
&RUHPDUNꢊVVFFRRUUHH
ꢋLWHUDWLLRQVꢍVVꢍꢍ00++]]ꢌꢌ
ꢄ
ꢂ
ꢁ
ꢀ
0ꢄꢊ65$0
ꢉ
ꢀꢁ
ꢂꢂ
ꢃꢄ
ꢅꢃ
ꢆꢇ
ꢀꢀꢅ
ꢀꢂꢈ
ꢀꢃꢆ
ꢀꢈꢉ
)UHTXHQF\ꢊꢋ0+]ꢌ
Conditions: VDD = 3.3 V; Tamb = 25 °C; active mode; all peripherals disabled; BOD disabled;
Measured with IAR ver 8.22.2. Optimization level 3, optimized for time ON.
12 MHz, 24 MHz, 48 MHz, and 96 MHz: FRO enabled; PLL disabled.
36 MHz, 60 MHz, 72 MHz, 84 MHz, 108 MHz, 120 MHz, 132 MHz, 144 MHz, 156 MHz, 168 MHz,
and 180 MHz: FRO enabled; PLL enabled.
CoreMark score from SRAMX: SRAM0 is powered.
Fig 13. Typical CoreMark score ((iterations/s)/MHz) vs. Frequency (MHz) from SRAMX
LPC540xx
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet
Rev. 1.8 — 22 June 2018
89 of 168
NXP [ NXP ]
