NXP Semiconductors
FXPS7115D4
Digital absolute pressure sensor, 40 kPa to 115 kPa
5 Block diagram
V
CC
V
V
REG
INTERNAL VOLTAGE
REGULATOR
REGA
V
SS
LOW VOLTAGE
DETECTION
V
REF
REFERENCE
VOLTAGE
OSCILLATOR
LOW VOLTAGE
DETECTION
OTP
ARRAY
CONTROL
LOGIC
SS_B
SCLK/SCL
MOSI
SPI/I2C
MISO/SDA
INT
V
V
V
REG
REF
REF
P-CELL 0
P-CELL 1
USER
OFFSET
ADJUST
SINC
FILTER
IIR
LPF
P
ABS
P
Σ
ABS
CONVERTER
C2V
GAIN
AAF
TRIM
COMMON
MODE
ERROR
DETECTION
DSP
aaa-029726
Figure 1.ꢀBlock diagram of FXPS7115D4
6 Pinning information
6.1 Pinning
terminal 1
index area
V
1
2
3
4
12 TEST6
11 MISO
10 MOSI
CC
17
TEST
INT
V
9
SCLK
SS
aaa-029729
Transparent top view
Figure 2.ꢀPin configuration for 16-pin HQFN
FXPS7115D4
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2019. All rights reserved.
Product data sheet
Rev. 3 — 5 December 2019
3 / 72
NXP [ NXP ]
