欢迎访问ic37.com |
会员登录 免费注册
发布采购

FXPS7115DS4 参数 Datasheet PDF下载

FXPS7115DS4图片预览
型号: FXPS7115DS4
PDF下载: 下载PDF文件 查看货源
内容描述: [Digital absolute pressure sensor, 40 kPa to 115 kPa]
分类和应用: 传感器换能器
文件页数/大小: 72 页 / 1041 K
品牌: NXP [ NXP ]
 浏览型号FXPS7115DS4的Datasheet PDF文件第18页浏览型号FXPS7115DS4的Datasheet PDF文件第19页浏览型号FXPS7115DS4的Datasheet PDF文件第20页浏览型号FXPS7115DS4的Datasheet PDF文件第21页浏览型号FXPS7115DS4的Datasheet PDF文件第23页浏览型号FXPS7115DS4的Datasheet PDF文件第24页浏览型号FXPS7115DS4的Datasheet PDF文件第25页浏览型号FXPS7115DS4的Datasheet PDF文件第26页  
NXP Semiconductors  
FXPS7115D4  
Digital absolute pressure sensor, 40 kPa to 115 kPa  
Table 15.ꢀRegister read response message bit field descriptions  
Bit field  
C[0], [3:1]  
ST[1:0]  
Definition  
Register Read Command = '0110'  
Status  
RD[15:8]  
RD[7:0]  
The contents of the register addressed by RA[7:1] high byte (RA[0] = 1)  
The contents of the register addressed by RA[7:1] low byte (RA[0] = 0)  
8-bit CRC  
CRC[7:0]  
7.5.3.2 Register write command  
The device supports a register write command. The register write command writes the  
value specified in RD[7:0] to the register addressed by RA[7:0].  
The response to a register write command is shown in Section 7.5.3.2.2 "Register write  
response message format". The register write is executed and a response is transmitted  
on the next SPI message if and only if all of the following conditions are met:  
No SPI error is detected (see Section 7.5.5.3 "SPI error")  
No MISO error is detected (see Section 7.5.5.4 "SPI data output verification error")  
The ENDINIT bit is cleared  
This applies to all registers with the exception of the RESET[1:0] bits in the  
DEVLOCK_WR register  
No invalid register request is detected as described below  
If these conditions are met, the register write is executed and the device responds to the  
register write request as shown in Section 7.5.3.2.2 "Register write response message  
format". Otherwise, no register is written and the device responds with the error response  
as defined in Section 7.5.2 "SPI response format". The register is not written until the  
transfer during which the register write was requested has been completed.  
A register write command to a read-only register will not execute, but will result in a valid  
response.  
7.5.3.2.1 Register write command message format  
Table 16.ꢀRegister write command message format  
MSB: bit 31; LSB: bit 0  
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17  
Register access command  
Register address  
16  
15 14 13 12 11 10  
9
8
7
6
5
4
3
2
1
0
Command  
C[3:0]  
Fixed bits:  
must = 0h  
Register data  
8-bit CRC  
1
0
0
0
0
0
0
0
RA[7:1]  
RA[0]  
RD[7:0]  
CRC[7:0]  
Table 17.ꢀRegister write command message bit field descriptions  
Bit field  
Definition  
C[3:0]  
Register write command = '1000'  
RA[7:0]  
RD[7:0]  
CRC[7:0]  
RA[7:1] contains the byte address of the register to be written  
RD[7:0] contains the data byte to be written to address RA[7:0]  
8-bit CRC  
FXPS7115D4  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2019. All rights reserved.  
Product data sheet  
Rev. 3 — 5 December 2019  
22 / 72  
 
 
 
 
 复制成功!