Numonyx™ Embedded Flash Memory (J3 65 nm) Single Bit per Cell (SBC)
Table 18: Enhanced Configuration Register
Page
Length
Reserved
Reserved
ECR
15
ECR
14
ECR
13
ECR
12
ECR
11
ECR
10
ECR
9
ECR
8
ECR
7
ECR
6
ECR
5
ECR
4
ECR
3
ECR
2
ECR
1
ECR
0
BITS
DESCRIPTION
NOTES
ECR[15:14]
ECR.13
RFU
All bits should be set to 0.
All bits should be set to 0.
•
•
“1” = 8-Word Page mode for backward devices
“0” = 4-Word Page mode for backward devices
ECR[12:0]
RFU
Table 19: Asynchronous 8-Word Page Mode Command Bus-Cycle Definition for Backward
Devices
First Bus Cycle
Second Bus Cycle
Bus
Command
Cycles
Required
(1)
(1)
Oper
Addr
Data
Oper
Addr
Data
Set Enhanced Configuration
Register (Set ECR)
2
Write
ECD
0060h
Write
ECD
0004h
1. ECD = Enhanced Configuration Register Data
8.1.2
Output Disable
With CEx asserted, and OE# at a logic-high level (VIH), the device outputs are disabled.
Output signals DQ[15:0] are placed in a high-impedance state.
8.2
Bus Writes
Writing or Programming to the device, is where the host writes information or data into
the flash device for non-volatile storage. When the flash device is programmed, ‘ones’
are changed to ‘zeros’. ‘Zeros’ cannot be programed back to ‘ones’. To do so, an erase
operation must be performed. Writing commands to the Command User Interface (CUI)
enables various modes of operation, including the following:
• Reading of array data
• Common Flash Interface (CFI) data
• Identifier codes, inspection, and clearing of the Status Register
• Block Erasure, Program, and Lock-bit Configuration (when VPEN = VPENH
)
Erasing is performed on a block basis – all flash cells within a block are erased together.
Any information or data previously stored in the block will be lost. Erasing is typically
done prior to programming. The Block Erase command requires appropriate command
data and an address within the block to be erased. The Byte/Word Program command
requires the command and address of the location to be written. Set Block Lock-Bit
commands require the command and block within the device to be locked. The Clear
Block Lock-Bits command requires the command and address within the device to be
cleared.
The CUI does not occupy an addressable memory location. It is written when the device
is enabled and WE# is active. The address and data needed to execute a command are
latched on the rising edge of WE# or CEX (CEX low is defined as the combination of pins
Datasheet
32
May 2009
208032-01
NUMONYX [ NUMONYX B.V ]
