欢迎访问ic37.com |
会员登录 免费注册
发布采购

LM87CIMT 参数 Datasheet PDF下载

LM87CIMT图片预览
型号: LM87CIMT
PDF下载: 下载PDF文件 查看货源
内容描述: 串行接口系统硬件监控,远程二极管温度传感器 [Serial Interface System Hardware Monitor with Remote Diode Temperature Sensing]
分类和应用: 二极管传感器温度传感器监控
文件页数/大小: 32 页 / 464 K
品牌: NSC [ National Semiconductor ]
 浏览型号LM87CIMT的Datasheet PDF文件第1页浏览型号LM87CIMT的Datasheet PDF文件第3页浏览型号LM87CIMT的Datasheet PDF文件第4页浏览型号LM87CIMT的Datasheet PDF文件第5页浏览型号LM87CIMT的Datasheet PDF文件第6页浏览型号LM87CIMT的Datasheet PDF文件第7页浏览型号LM87CIMT的Datasheet PDF文件第8页浏览型号LM87CIMT的Datasheet PDF文件第9页  
Block Diagram  
10099501  
Pin Description  
Pin  
Name(s)  
Pin  
Number  
Number  
of Pins  
1
Type  
Description  
ADD/NTEST_OUT  
1
Digital I/0  
This pin normally functions as a three-state input that controls the  
two LSBs of the Serial Bus Address. When this pin is tied to VCC  
the two LSBs are 01. When tied to Ground, the two LSBs are 10. If  
this pin is not connected, the two LSBs are 00. This pin also  
functions as an output during NAND Tree tests (board-level  
connectivity testing). To ensure proper NAND tree function, this pin  
should not be tied directly to VCC or Ground. Instead, a series 5 kΩ  
resistor should be used to allow the test output function to work.  
Refer to SECTION 11 on NAND Tree testing.  
#
THERM  
2
1
Digital I/O  
This pin functions as an open-drain interrupt output for temperature  
interrupts only, or as an interrupt input for fan control. It has an  
on-chip 100 kpullup resistor.  
SMBData  
SMBCLK  
FAN1/AIN1-  
FAN2/AIN2  
CI  
3
4
1
1
2
Digital I/O  
Digital Input  
Analog/Digital  
Inputs  
Serial Bus bidirectional Data. Open-drain output.  
Serial Bus Clock.  
5-6  
Programmable as analog inputs (0 to 2.5V) or digital Schmitt  
Trigger fan tachometer inputs.  
7
1
Digital I/O  
An active high input from an external circuit which latches a  
Chassis Intrusion event. This line can go high without any clamping  
action regardless of the powered state of the LM87. There is also  
an internal open-drain output on this line, controlled by Bit 7 of the  
CI Clear Register (46h), to provide a minimum 20 ms pulse.  
www.national.com  
2
 复制成功!