DS90CF364MTD 参数 Datasheet PDF下载

AC Timing Diagrams

(Continued)

DS012886-3

FIGURE 2. “16 Grayscale” Test Pattern

(Notes 6, 7, 8, 9)

Note 6:

The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.

Note 7:

The 16 grayscale test pattern tests device power consumption for a “typical” LCD display pattern. The test pattern approximates signal switching needed

to produce groups of 16 vertical stripes across the display.

Note 8:

Figures 1, 2

show a falling edge data strobe (TxCLK IN/RxCLK OUT).

Note 9:

Recommended pin to signal mapping. Customer may choose to define differently.

DS012886-15

FIGURE 3. DS90C363 (Transmitter) LVDS Output Load and Transition Times

DS012886-4

FIGURE 4. DS90CF364 (Receiver) CMOS/TTL Output Load and Transition Times

DS012886-16

FIGURE 5. DS90C363 (Transmitter) Input Clock Transition Time

7

www.national.com