欢迎访问ic37.com |
会员登录 免费注册
发布采购

CRCW08052101F 参数 Datasheet PDF下载

CRCW08052101F图片预览
型号: CRCW08052101F
PDF下载: 下载PDF文件 查看货源
内容描述: 同步降压控制器具有预偏置启动和可选时钟同步 [Synchronous Buck Controller with Pre-bias Startup, and Optional Clock Synchronization]
分类和应用: 控制器时钟
文件页数/大小: 23 页 / 1006 K
品牌: NSC [ National Semiconductor ]
 浏览型号CRCW08052101F的Datasheet PDF文件第13页浏览型号CRCW08052101F的Datasheet PDF文件第14页浏览型号CRCW08052101F的Datasheet PDF文件第15页浏览型号CRCW08052101F的Datasheet PDF文件第16页浏览型号CRCW08052101F的Datasheet PDF文件第18页浏览型号CRCW08052101F的Datasheet PDF文件第19页浏览型号CRCW08052101F的Datasheet PDF文件第20页浏览型号CRCW08052101F的Datasheet PDF文件第21页  
Application Information (Continued)  
as high as possible. Two zeroes fZ1 and fZ2 are placed at the  
double pole frequency to cancel the double pole phase lag.  
Then, a pole, fP1 is placed at the frequency of the ESR zero.  
A final pole fP2 is placed at one-half of the switching fre-  
quency. The gain of the error amplifier transfer function is  
selected to give the best bandwidth possible without violat-  
ing the Nyquist stability criteria. In practice, a good crossover  
point is one-fifth of the switching frequency, or 60 kHz for this  
example. The generic equation for the error amplifier transfer  
function is:  
20150974  
In this equation the variable AEA is a ratio of the values of the  
capacitance and resistance of the compensation compo-  
nents, arranged as shown in Figure 13. AEA is selected to  
provide the desired bandwidth. A starting value of 80,000 for  
AEA should give a conservative bandwidth. Increasing the  
value will increase the bandwidth, but will also decrease  
phase margin. Designs with 45-60˚ are usually best because  
they represent a good trade-off between bandwidth and  
phase margin. In general, phase margin is lowest and gain  
highest (worst-case) for maximum input voltage and mini-  
mum output current. One method to select AEA is to use an  
iterative process beginning with these worst-case conditions.  
1. Increase AEA  
2. Check overall bandwidth and phase margin  
3. Change VIN to minimum and recheck overall bandwidth  
and phase margin  
20150975  
4. Change IO to maximum and recheck overall bandwidth  
and phase margin  
FIGURE 15. Error Amp. Gain and Phase  
The process ends when the both bandwidth and the phase  
margin are sufficiently high. For this example input voltage  
can vary from 3.0 to 3.6V and output current can vary from 0  
to 4A, and after a few iterations a moderate gain factor of  
101dB is used.  
In VM regulators, the top feedback resistor RFB2 forms a part  
of the compensation. Setting RFB2 to 10 k1%, usually  
gives values for the other compensation resistors and ca-  
>
pacitors that fall within a reasonable range. (Capacitances  
<
1 pF, resistances 1 M) CC1, CC2, CC3, RC1, and RC2 are  
selected to provide the poles and zeroes at the desired  
frequencies, using the following equations:  
The error amplifier of the LM2747 has a unity-gain band-  
width of 9 MHz. In order to model the effect of this limitation,  
the open-loop gain can be calculated as:  
The new error amplifier transfer function that takes into  
account unity-gain bandwidth is:  
The gain and phase of the error amplifier are shown in  
Figure 15.  
17  
www.national.com  
 复制成功!