欢迎访问ic37.com |
会员登录 免费注册
发布采购

74LVC74AD-Q100 参数 Datasheet PDF下载

74LVC74AD-Q100图片预览
型号: 74LVC74AD-Q100
PDF下载: 下载PDF文件 查看货源
内容描述: [Dual D-type flip-flop with set and reset; positive-edge trigger]
分类和应用: 光电二极管逻辑集成电路触发器
文件页数/大小: 18 页 / 722 K
品牌: NEXPERIA [ Nexperia ]
 浏览型号74LVC74AD-Q100的Datasheet PDF文件第4页浏览型号74LVC74AD-Q100的Datasheet PDF文件第5页浏览型号74LVC74AD-Q100的Datasheet PDF文件第6页浏览型号74LVC74AD-Q100的Datasheet PDF文件第7页浏览型号74LVC74AD-Q100的Datasheet PDF文件第9页浏览型号74LVC74AD-Q100的Datasheet PDF文件第10页浏览型号74LVC74AD-Q100的Datasheet PDF文件第11页浏览型号74LVC74AD-Q100的Datasheet PDF文件第12页  
74LVC74A-Q100  
Nexperia  
Dual D-type flip-flop with set and reset; positive-edge trigger  
Table 8.  
Dynamic characteristics …continued  
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 9.  
Symbol Parameter  
Conditions  
40 C to +85 C  
40 C to +125 C Unit  
Min  
Typ[1]  
Max  
Min  
Max  
tsu  
set-up time  
hold time  
nD to nCP; see Figure 7  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V  
3.0  
2.5  
2.2  
2.0  
-
-
-
-
-
-
3.0  
2.5  
2.2  
2.0  
-
-
-
-
ns  
ns  
ns  
ns  
-
VCC = 3.0 V to 3.6 V  
nD to nCP; see Figure 7  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V  
0.8  
th  
2.0  
1.5  
-
-
-
-
-
2.0  
1.5  
1.0  
1.0  
-
-
-
-
ns  
ns  
ns  
ns  
-
-
1.0  
VCC = 3.0 V to 3.6 V  
nCP; see Figure 7  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 2.7 V  
+1.0  
0.2  
fmax  
maximum  
frequency  
100  
125  
150  
150  
-
-
-
80  
100  
120  
120  
-
-
MHz  
MHz  
MHz  
MHz  
ns  
-
-
-
-
-
-
250  
-
VCC = 3.0 V to 3.6 V  
-
-
[3]  
[4]  
tsk(o)  
CPD  
output skew time VCC = 3.0 V to 3.6 V  
1.0  
1.5  
power  
per flip-flop; VI = GND to VCC  
dissipation  
capacitance  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
-
-
-
12.4  
16.0  
19.1  
-
-
-
-
-
-
-
-
-
pF  
pF  
pF  
[1] Typical values are measured at Tamb = 25 C and VCC = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.  
[2] tpd is the same as tPLH and tPHL  
[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.  
[4] PD is used to determine the dynamic power dissipation (PD in W).  
.
C
PD = CPD VCC2 fi N + (CL VCC2 fo) where:  
fi = input frequency in MHz; fo = output frequency in MHz  
CL = output load capacitance in pF  
VCC = supply voltage in Volts  
N = number of inputs switching  
(CL VCC2 fo) = sum of the outputs  
74LVC74A_Q100  
All information provided in this document is subject to legal disclaimers.  
©
Nexperia B.V. 2017. All rights reserved  
Product data sheet  
Rev. 2 — 5 April 2013  
8 of 18  
 复制成功!