欢迎访问ic37.com |
会员登录 免费注册
发布采购

UPD703100AGJ-40-8EU 参数 Datasheet PDF下载

UPD703100AGJ-40-8EU图片预览
型号: UPD703100AGJ-40-8EU
PDF下载: 下载PDF文件 查看货源
内容描述: V850E / MS1TM 16分之32位单芯片微控制器 [V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 132 页 / 1155 K
品牌: NEC [ NEC ]
 浏览型号UPD703100AGJ-40-8EU的Datasheet PDF文件第18页浏览型号UPD703100AGJ-40-8EU的Datasheet PDF文件第19页浏览型号UPD703100AGJ-40-8EU的Datasheet PDF文件第20页浏览型号UPD703100AGJ-40-8EU的Datasheet PDF文件第21页浏览型号UPD703100AGJ-40-8EU的Datasheet PDF文件第23页浏览型号UPD703100AGJ-40-8EU的Datasheet PDF文件第24页浏览型号UPD703100AGJ-40-8EU的Datasheet PDF文件第25页浏览型号UPD703100AGJ-40-8EU的Datasheet PDF文件第26页  
µPD703100A-33, 703100A-40, 703101A-33, 703102A-33  
3.1.4 RAM  
RAM is mapped to the 4-Kbyte address space starting at FFFFE000H. The CPU can access RAM in one clock  
cycle when an instruction is fetched or data is accessed.  
3.1.5 Ports  
In addition to the 123 pins (ports 0 to 12, A, B, and X) constituting the I/O ports (of which nine pins constitute an  
input-only port), various port pin and control pin functions can be selected for these pins.  
3.1.6 Interrupt controller (INTC)  
This controller handles hardware interrupt requests (NMI, INTP100 to INTP103, INTP110 to INTP113, INTP120 to  
INTP123, INTP130 to INTP133, INTP140 to INTP143, and INTP150 to INTP153) from on-chip peripheral I/O and  
external hardware. Eight interrupt priority levels can be specified for these interrupt requests, and multiplexed  
servicing control can be performed for interrupt sources.  
3.1.7 Clock generator (CG)  
A frequency of five times (using an on-chip PLL) or one-half times (not using an on-chip PLL) that of the input  
clock (fXX) is supplied as the internal system clock (φ). Either an external oscillator is connected to pins X1 and X2  
(only when the on-chip PLL synthesizer is used) or an external clock is input from the X1 pin as the input clock.  
3.1.8 Real-time pulse unit (RPU)  
The RPU includes a six-channel 16-bit timer/event counter and a two-channel 16-bit interval timer, which enables  
measurement of pulse intervals and frequency as well as programmable pulse output.  
3.1.9 Serial interface (SIO)  
Four channels are comprised of two kinds of serial interfaces: an asynchronous serial interface (UART) and a  
clocked serial interface (CSI). Two of these four channels are switchable between the UART and CSI and the other  
two channels are fixed as CSI.  
For UART, data is transferred via the TXD and RXD pins. For CSI, data is transferred via the SO, SI, and SCK  
pins.  
The serial clock source can be selected from dedicated baud rate generator output or the internal system clock.  
3.1.10 A/D converter (ADC)  
This is a high-speed, high-resolution 10-bit A/D converter that includes eight analog input pins. It converts using  
the successive approximation method.  
22  
Preliminary Data Sheet U14168EJ2V0DS00  
 复制成功!