欢迎访问ic37.com |
会员登录 免费注册
发布采购

NT5CB256M16DP-FLB 参数 Datasheet PDF下载

NT5CB256M16DP-FLB图片预览
型号: NT5CB256M16DP-FLB
PDF下载: 下载PDF文件 查看货源
内容描述: [Commercial, Industrial and Automotive DDR3(L) 4Gb SDRAM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 163 页 / 4365 K
品牌: NANYA [ Nanya Technology Corporation. ]
 浏览型号NT5CB256M16DP-FLB的Datasheet PDF文件第72页浏览型号NT5CB256M16DP-FLB的Datasheet PDF文件第73页浏览型号NT5CB256M16DP-FLB的Datasheet PDF文件第74页浏览型号NT5CB256M16DP-FLB的Datasheet PDF文件第75页浏览型号NT5CB256M16DP-FLB的Datasheet PDF文件第77页浏览型号NT5CB256M16DP-FLB的Datasheet PDF文件第78页浏览型号NT5CB256M16DP-FLB的Datasheet PDF文件第79页浏览型号NT5CB256M16DP-FLB的Datasheet PDF文件第80页  
DDR3(L) 4Gb SDRAM  
NT5CB(C)512M8DN / NT5CB(C)256M16DP  
Dynamic ODT  
In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination  
strength of the DDR3(L) SDRAM can be changed without issuing an MRS command. This requirement is supported by the  
“Dynamic ODT” feature as described as follows:  
Functional Description  
The Dynamic ODT Mode is enabled if bit (A9) or (A10) of MR2 is set to ‘1’. The function is described as follows:  
Two RTT values are available: RTT_Nom and RTT_WR.  
The value for RTT_Nom is preselected via bits A[9,6,2] in MR1.  
The value for RTT_WR is preselected via bits A[10,9] in MR2.  
During operation without write commands, the termination is controlled as follows:  
Nominal termination strength RTT_Nom is selected.  
Termination on/off timing is controlled via ODT pin and latencies ODTLon and ODTLoff.  
When a Write command (WR, WRA, WRS4, WRS8, WRAS4, WRAS8) is registered, and if Dynamic ODT is enabled, the  
termination is controlled as follows:  
A latency ODTLcnw after the write command, termination strength RTT_WR is selected.  
A latency ODTLcwn8 (for BL8, fixed by MRS or selected OTF) or ODTLcwn4 (for BC4, fixed by MRS or selected OTF) after the  
write command, termination strength RTT_Nom is selected.  
Termination on/off timing is controlled via ODT pin and ODTLon, ODTLoff.  
The following table shows latencies and timing parameters which are relevant for the on-die termination control in Dynamic  
ODT mode.  
The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set RTT_WR, MR2[A10,A9  
= [0,0], to disable Dynamic ODT externally.  
When ODT is asserted, it must remain high until ODTH4 is satisfied. If a Write command is registered by the SDRAM with  
ODT high, then ODT must remain high until ODTH4 (BL=4) or ODTH8 (BL=8) after the Write command. ODTH4 and  
ODTH8 are measured from ODT registered high to ODT registered low or from the registration of Write command until ODT  
is register low.  
Version 2.3  
02/2017  
76  
Nanya Technology Cooperation ©  
All Rights Reserved.  
 复制成功!