欢迎访问ic37.com |
会员登录 免费注册
发布采购

MU9C8K64-90TDI 参数 Datasheet PDF下载

MU9C8K64-90TDI图片预览
型号: MU9C8K64-90TDI
PDF下载: 下载PDF文件 查看货源
内容描述: MU9C RCP家庭 [MU9C RCP Family]
分类和应用: 存储内存集成电路静态存储器双倍数据速率
文件页数/大小: 35 页 / 1040 K
品牌: MUSIC [ MUSIC SEMICONDUCTORS ]
 浏览型号MU9C8K64-90TDI的Datasheet PDF文件第17页浏览型号MU9C8K64-90TDI的Datasheet PDF文件第18页浏览型号MU9C8K64-90TDI的Datasheet PDF文件第19页浏览型号MU9C8K64-90TDI的Datasheet PDF文件第20页浏览型号MU9C8K64-90TDI的Datasheet PDF文件第22页浏览型号MU9C8K64-90TDI的Datasheet PDF文件第23页浏览型号MU9C8K64-90TDI的Datasheet PDF文件第24页浏览型号MU9C8K64-90TDI的Datasheet PDF文件第25页  
Control State Descriptions  
MU9C RCP Family  
Control State:  
Indirect Write at Address;  
Control State:  
Indirect Read at Address;  
Increment Address Register  
WRs[AR]+{MRnnn}  
Decrement Address Register  
RDs[AR]-  
Mnemonic:  
Mnemonic:  
Binary Op-Code:  
XXX nnn 100 110  
Binary Op-Code:  
XXX XXX 100 111  
/W: LOW /AV: HIGH PA:AA: aaa Scope: AS  
Description: Writes data from the DQ31-0 bus to bits  
31-0 (DSC LOW) or 63-32 (DSC HIGH) of the location  
defined by the contents of the Address register. The  
validity of the location is set by the state of the /VB input,  
/VB = LOW: Valid, /VB = HIGH: Empty. The write is  
masked by bits 31-0 (DSC LOW) or 63-32 (DSC HIGH)  
of the contents of Mask Register nnn. When nnn=000 no  
mask is used; when masking is selected, only bits in the  
addressed location that correspond to LOW values in the  
selected mask register are updated. The contents of the  
Address register are incremented.  
/W: HIGH /AV: HIGH PA:AA: aaa Scope: S  
Description: Reads data from bits 31-0 (DSC LOW) or  
63-32 (DSC HIGH) of the location defined by the contents  
of the Address register to the DQ31-0 bus. This control  
state provides indirect random access memory reads.  
During the Read cycle, the /VB line carries the Validity Bit  
value of the addressed location. The contents of the  
Address register are decremented.  
Control State:  
Write to Highest-Priority  
Matching Location  
WRs[HPM]{MRnnn}  
XXX nnn 000 010  
Mnemonic:  
Binary Op-Code:  
Control State:  
Indirect Read at Address;  
Increment Address Register  
RDs[AR]+  
/W: LOW /AV: HIGH PA:AA: HPMA Scope: HPD  
Description: Writes data from the DQ31-0 bus to bits  
31-0 (DSC LOW) or 63-32 (DSC HIGH) of the  
highest-priority matching location in the Memory array.  
The validity of the location is set by the state of the /VB  
input, /VB=LOW: Valid, /VB=HIGH: Empty. The write is  
masked by bits 31-0 (DSC LOW) or 63-32 (DSC HIGH)  
of the contents of Mask Register nnn. When nnn=000 no  
mask is used; when masking is selected, only bits in the  
addressed location that correspond to LOW values in the  
selected mask register are updated.  
Mnemonic:  
Binary Op-Code:  
XXX XXX 100 110  
/W: HIGH /AV: HIGH PA:AA: aaa Scope: S  
Description: Reads data from bits 31-0 (DSC LOW) or  
63-32 (DSC HIGH) of the location defined by the contents  
of the Address register to the DQ31-0 bus. This control  
state provides indirect random access memory reads.  
During the Read cycle, the /VB line carries the Validity Bit  
value of the addressed location. The contents of the  
Address register are incremented.  
Control State:  
Read Highest-Priority  
Matching Location  
RDs[HPM]  
Control State:  
Indirect Write at Address;  
Decrement Address Register  
WRs[AR]-{MRnnn}  
Mnemonic:  
Mnemonic:  
Binary Op-Code: XXX XXX 000 010  
Binary Op-Code:  
XXX nnn 100 111  
/W: HIGH /AV: HIGH PA:AA: HPMA Scope: HPD  
Description: Reads data from bits 31-0 (DSC LOW) or  
63-32 (DSC HIGH) the location defined by the  
highest-priority matching location to the DQ31-0 bus. In  
the event that the previous Comparison cycle resulted in a  
mismatch, the DQ31-0 bus will remain in high-impedance.  
/W: LOW /AV: HIGH PA:AA: aaa Scope: AS  
Description: Writes data from bits 31-0 (DSC LOW) or  
63-32 (DSC HIGH) of the DQ31-0 bus to the location  
defined by the contents of the Address register. The  
validity of the location is set by the state of the /VB input,  
/VB = LOW: Valid, /VB = HIGH: Empty. The write is  
masked by bits 31-0 (DSC LOW) or 63-32 (DSC HIGH)  
of the contents of Mask Register nnn. When nnn=000 no  
mask is used; when masking is selected, only bits in the  
addressed location that correspond to LOW values in the  
selected mask register are updated. The contents of the  
Address register are decremented.  
Rev. 8.04  
21  
 复制成功!