欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC68331CPV16 参数 Datasheet PDF下载

MC68331CPV16图片预览
型号: MC68331CPV16
PDF下载: 下载PDF文件 查看货源
内容描述: 用户手册 [User’s Manual]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 254 页 / 1319 K
品牌: MOTOROLA [ MOTOROLA ]
 浏览型号MC68331CPV16的Datasheet PDF文件第212页浏览型号MC68331CPV16的Datasheet PDF文件第213页浏览型号MC68331CPV16的Datasheet PDF文件第214页浏览型号MC68331CPV16的Datasheet PDF文件第215页浏览型号MC68331CPV16的Datasheet PDF文件第217页浏览型号MC68331CPV16的Datasheet PDF文件第218页浏览型号MC68331CPV16的Datasheet PDF文件第219页浏览型号MC68331CPV16的Datasheet PDF文件第220页  
D.2.8 TIC[1:3] — Input Capture Registers 1–3  
$YFF90E–$YFF912  
The input capture registers are 16-bit read-only registers used to latch the value of  
TCNT when a specified transition is detected on the corresponding input capture pin.  
They are reset to $FFFF.  
D.2.9 TOC[1:4] — Output Compare Registers 1–4  
$YFF914–$YFF91A  
The 16-bit read/write output compare registers can be used as output waveform con-  
trols or as elapsed time indicators. For output compare functions, they are written to a  
desired match value and compared against TCNT to control specified pin actions.  
They are reset to $FFFF.  
D.2.10 TI4/O5 — Input Capture 4/Output Compare 5 Register  
$YFF91C  
This register serves either as input capture register 4 or output compare register 5, de-  
pending on the state of I4/O5 in PACTL.  
D.2.11 TCTL1/TCTL2 — Timer Control Registers 1 and 2  
$YFF91E  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
0
4
0
3
0
2
0
1
0
D
OM5  
OL5  
OM4  
OL4  
OM3  
OL3  
OM2  
OL2  
EDGE4  
EDGE3  
EDGE2  
EDGE1  
RESET:  
0
0
0
0
0
0
0
0
0
0
0
0
TCTL1 determines output compare mode and output logic level. TCTL2 determines  
the type of input capture to be performed.  
OM/OL[5:2] — Output Compare Mode Bits and Output Compare Level Bits  
Each pair of bits specifies an action to be taken when output comparison is successful.  
OM/OL[5:2]  
Action Taken  
00  
01  
10  
11  
Timer Disconnected from Output Logic  
Toggle OCx Output Line  
Clear OCx Output Line to zero  
Set OCx Output Line to one  
EDGE[4:1] — Input Capture Edge Control  
Each pair of bits configures input sensing logic for the corresponding input capture.  
EDGE[4:1]  
Configuration  
Capture Disabled  
00  
01  
10  
11  
Capture on Rising Edge Only  
Capture on Falling Edge Only  
Capture on Any (Rising or Falling) Edge  
MOTOROLA  
D-8  
REGISTER SUMMARY  
MC68331  
USER’S MANUAL