欢迎访问ic37.com |
会员登录 免费注册
发布采购

M38223M4525FP 参数 Datasheet PDF下载

M38223M4525FP图片预览
型号: M38223M4525FP
PDF下载: 下载PDF文件 查看货源
内容描述: 单片8位CMOS微机 [SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER]
分类和应用: 计算机
文件页数/大小: 78 页 / 980 K
品牌: MITSUBISHI [ Mitsubishi Group ]
 浏览型号M38223M4525FP的Datasheet PDF文件第49页浏览型号M38223M4525FP的Datasheet PDF文件第50页浏览型号M38223M4525FP的Datasheet PDF文件第51页浏览型号M38223M4525FP的Datasheet PDF文件第52页浏览型号M38223M4525FP的Datasheet PDF文件第54页浏览型号M38223M4525FP的Datasheet PDF文件第55页浏览型号M38223M4525FP的Datasheet PDF文件第56页浏览型号M38223M4525FP的Datasheet PDF文件第57页  
MITSUBISHI MICROCOMPUTERS  
3822 Group  
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER  
Table 23 Switching characteristics 1 (Standard, One Time PROM version)  
(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = 20 to 85 °C, unless otherwise noted)  
Limits  
Symbol  
Parameter  
Unit  
Min.  
Typ.  
Max.  
140  
tC (SCLK)/230  
tC (SCLK)/230  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
twH(SCLK)  
twL(SCLK)  
Serial I/O clock output Hpulse width  
Serial I/O clock output Lpulse width  
td(SCLKTXD) Serial I/O output delay time (Note 1)  
30  
tv(SCLKTXD)  
tr(SCLK)  
Serial I/O output valid time (Note 1)  
Serial I/O clock output rising time  
Serial I/O clock output falling time  
CMOS output rising time (Note 2)  
CMOS output falling time (Note 2)  
30  
30  
30  
30  
tf(SCLK)  
tr(CMOS)  
tf(CMOS)  
10  
10  
Notes 1: When the P45/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is 0.  
2: XOUT and XCOUT pins are excluded.  
Table 24 Switching characteristics 2 (Standard, One Time PROM version)  
(VCC = 2.5 to 4.0 V, VSS = 0 V, Ta = 20 to 85 °C, unless otherwise noted)  
Limits  
Symbol  
Parameter  
Serial I/O clock output Hpulse width  
Unit  
Min.  
Typ.  
Max.  
350  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tC (SCLK)/250  
tC (SCLK)/250  
twH(SCLK)  
twL(SCLK)  
td(SCLKTXD)  
tv(SCLKTXD)  
tr(SCLK)  
Serial I/O clock output Lpulse width  
Serial I/O output delay time (Note 1)  
Serial I/O output valid time (Note 1)  
Serial I/O clock output rising time  
Serial I/O clock output falling time  
CMOS output rising time (Note 2)  
CMOS output falling time (Note 2)  
30  
50  
50  
50  
50  
tf(SCLK)  
tr(CMOS)  
tf(CMOS)  
20  
20  
Notes 1: When the P45/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is 0.  
2: XOUT and XCOUT pins are excluded.  
53  
 复制成功!