欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT9076 参数 Datasheet PDF下载

MT9076图片预览
型号: MT9076
PDF下载: 下载PDF文件 查看货源
内容描述: T1 / E1 / J1 3.3V单芯片收发器 [T1/E1/J1 3.3V Single Chip Transceiver]
分类和应用:
文件页数/大小: 160 页 / 413 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT9076的Datasheet PDF文件第107页浏览型号MT9076的Datasheet PDF文件第108页浏览型号MT9076的Datasheet PDF文件第109页浏览型号MT9076的Datasheet PDF文件第110页浏览型号MT9076的Datasheet PDF文件第112页浏览型号MT9076的Datasheet PDF文件第113页浏览型号MT9076的Datasheet PDF文件第114页浏览型号MT9076的Datasheet PDF文件第115页  
Preliminary Information  
MT9076  
Bit  
Name  
Functional Description  
7
En  
Enable. Set high to attach the HDLC1 controller to the channel specified below. Set  
low to disconnect the HDLC1.  
6-5  
4-0  
- -  
Reserved. Must be kept at 0 for normal operation.  
CH4-0  
Channel 4-0. This 5 bit number specifies the channel time HDLC1 will be attached  
to if enabled. Channel 0 is the first channel in the frame. Channel 31 is the last  
channel in an E1 frame. If enabled in a channel, HDLC data will be substituted for  
data from DSTi on the transmit side. Receive data is extracted from the incoming  
line data before the elastic buffer. Channel 0 selection is unavailable to this  
controller.  
Table 111 - HDLC1 Select  
(Page 2, Address 1AH) (E1)  
Bit  
Name  
Functional Description  
7
En  
Enable. Set high to attach the HDLC2 controller to the channel specified below. Set low to  
disconnect the HDLC2.  
6-5  
4-0  
- -  
Reserved. Must be kept at 0 for normal operation.  
CH4-0  
Channel 4-0. This 5 bit number specifies the channel time HDLC2 will be attached to if  
enabled. Channel 0 is the first channel in the frame. Channel 31 is the last channel in an E1  
frame. If enabled in a channel, HDLC data will be substituted for data from DSTi on the  
transmit side. Receive data is extracted from the incoming line data before the elastic buffer.  
Channel 0 selection is unavailable to this controller.  
Table 112 - HDLC2 Select  
(Page 2, Address 1BH) (E1)  
Bit  
Name  
Functional Description  
7
- -  
Reserved. Must be kept at 0 for normal operation.  
6-0  
CP6-0  
Custom Pulse. These bits provide the capability for programming the magnitude setting for  
the TTIP/TRING line driver A/D converter during the first phase of a mark. The greater the  
binary number loaded into the register, the greater the amplitude driven out. This feature is  
enabled when the control bit 3 - CPL of the Custom Tx Pulse Enable Register - address 11H  
of Page 2 is set high  
Table 113 - Custom Pulse Word 1  
(Page 2, Address 1CH) (E1)  
Bit  
Name  
Functional Description  
7
- -  
Reserved. Must be kept at 0 for normal operation.  
6-0  
CP6-0  
Custom Pulse. These bits provide the capability for programming the magnitude setting for  
the TTIP/TRING line driver A/D converter during the second phase of a mark. The greater  
the binary number loaded into the register, the greater the amplitude driven out. This feature  
is enabled when the control bit 3 - CPL of the Custom Tx Pulse Enable Register - address  
11H of Page 2 is set high  
Table 114 - Custom Pulse Word 2  
(Page 2, Address 1DH) (E1)  
107  
 复制成功!