欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT9074AL 参数 Datasheet PDF下载

MT9074AL图片预览
型号: MT9074AL
PDF下载: 下载PDF文件 查看货源
内容描述: T1 / E1 / J1单芯片收发器 [T1/E1/J1 Single Chip Transceiver]
分类和应用: 电信集成电路
文件页数/大小: 122 页 / 371 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT9074AL的Datasheet PDF文件第85页浏览型号MT9074AL的Datasheet PDF文件第86页浏览型号MT9074AL的Datasheet PDF文件第87页浏览型号MT9074AL的Datasheet PDF文件第88页浏览型号MT9074AL的Datasheet PDF文件第90页浏览型号MT9074AL的Datasheet PDF文件第91页浏览型号MT9074AL的Datasheet PDF文件第92页浏览型号MT9074AL的Datasheet PDF文件第93页  
Advance Information  
MT9074  
Bit Name  
Functional Description  
Bit Name  
Functional Description  
7 - 0 PS7-0 This counter is incremented for each  
PRBS error detected on any of the  
receive channels connected to the  
PRBS error detector.  
7
6
5
4
3
2
1
0
RAI  
Remote Alarm Indication. This bit is  
set to one in the event of receipt of a  
remote alarm, i.e. A(RAI) = 1. It is  
cleared when the register is read.  
Table 116 - PRBS Error Counter  
(Page 4, Address 10H) (E1)  
AIS  
Alarm Indication Signal. This bit is  
set to one in the event of receipt of an  
all ones alarm. It is cleared when the  
register is read.  
AIS16 AIS Time Slot 16 Alarm. This bit is  
set to one in the event of receipt of an  
all ones alarm in the time slot 16. It is  
cleared when the register is read.  
Bit  
Name  
Functional Description  
7 - 0 PSM7-0 This counter is incremented for each  
received CRC multiframe. It is  
cleared when the PRBS Error  
Counter is written to.  
LOS Loss of Signal. This bit is set to one  
in the event of digital loss of received  
signal. It is cleared when the register  
is read.  
Table 117 - CRC Multiframe Counter for PRBS  
(Page 4, Address 11H) (E1)  
AUXP Auxiliary Alarm. This bit is set to one  
in the event of receipt of the auxiliary  
alarm pattern. It is cleared when the  
register is read.  
MFALM Multiframe Alarm. This bit is set to  
one in the event of receipt of a  
multiframe alarm. It is cleared when  
the register is read.  
RSLIP Received Slip. This bit is set to one  
in the event of receive elastic buffer  
slip. It is cleared when the register is  
read.  
- - -  
Unused.  
Table 118 - Alarm Reporting Latch  
(Page 4, Address 12H) (E1)  
Bit  
Name  
Functional Description  
7 - 0 EFAS7 - 0 Errored FAS Counter. An 8 bit  
counter that is incremented once  
for every receive frame alignment  
signal that contains one or more  
errors.  
Table 119 - Errored Frame Alignment Signal  
Counter  
(Page 4, Address 13H) (E1)  
89  
 复制成功!