GP2021
DETAILED DESCRIPTION OF REGISTERS
Interrupts
Signal Path Delay (Introduced by Hardware Signal Processing)
Integrated Carrier Phase Measurement
Timemark Generation
GP2021 Register Map
Correlator Registers
Tracking Channel Registers
ACCUM_STATUS_A
ACCUM_STATUS_B
ACCUM_STATUS_C
CHx_ACCUM_RESET
CHx_CARRIER_CYCLE_COUNTER
CHx_CARRIER_CYCLE_HIGH
CHx_CARRIER_DCO_INCR_HIGH
CHx_CARRIER_DCO_PHASE
CHx_CODE_DCO_INCR_HIGH
CHx_CODE_DCO_PHASE
CHx_CODE_DCO_PRESET_PHASE
CHx_CODE_PHASE
CHx_CODE_SLEW
CHx_EPOCH_CHECK
CHx_EPOCH
CHx_EPOCH_COUNT_LOAD
CHx_I_TRACK, CHx_Q_TRACK, CHx_I_PROMPT,CHx_Q_PROMPT
CHx_SATCNTL
MEAS_STATUS_A
MULTI_CHANNEL_SELECT
PROG_ACCUM_INT
PROG_TIC_HIGH, PROG_TIC_LOW
RESET_CONTROL
STATUS
SYSTEM_SETUP
TEST_CONTROL
TIMEMARK_CONTROL
X_DCO_INCR_HIGH
Peripheral Functions Registers
Real Time Clock and Watchdog
RTC_LS, RTC_2ND, RTC_MS
CLOCK_RESET
WATCHDOG_RESET
DUART
CONFIG_A, CONFIG_B
STATUS_A, STATUS_B
RESET_A, RESET_B
TX_DATA_A, TX_DATA_B, RX_DATA_A, RX_DATA_B
TX_RATE_A, TX_RATE_B
System Control
WAIT_STATE
SYSTEM_CONFIG
SYSTEM_ERROR_STATUS
CHIP_REVISION
DATA_RETENT
General Control
IO_CONFIG
TEST_CONFIG
DATA_BUS_TEST
ABSOLUTE MAXIMUM RATINGS
Electrostatic Discharge Protection (ESD)
Crystal Specification
ELECTRICAL CHARACTERISTICS
PIN TYPES
TIMING CHARACTERISTICS
PACKAGE DETAILS
25
23
23
23
24
25
26
27
28
28
28
29
29
29
29
29
30
30
30
30
30
31
31
31
31
31
33
33
33
34
34
35
35
35
36
37
37
37
37
37
37
38
38
38
38
38
39
39
39
39
39
39
40
40
40
41
41
41
41
41
42
44
47
64
3
MITEL [ MITEL NETWORKS CORPORATION ]
