欢迎访问ic37.com |
会员登录 免费注册
发布采购

ACE9050 参数 Datasheet PDF下载

ACE9050图片预览
型号: ACE9050
PDF下载: 下载PDF文件 查看货源
内容描述: 系统控制器和数据调制解调器超前信息 [System Controller and Data Modem Advance Information]
分类和应用: 调制解调器控制器
文件页数/大小: 52 页 / 392 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号ACE9050的Datasheet PDF文件第1页浏览型号ACE9050的Datasheet PDF文件第2页浏览型号ACE9050的Datasheet PDF文件第3页浏览型号ACE9050的Datasheet PDF文件第5页浏览型号ACE9050的Datasheet PDF文件第6页浏览型号ACE9050的Datasheet PDF文件第7页浏览型号ACE9050的Datasheet PDF文件第8页浏览型号ACE9050的Datasheet PDF文件第9页  
ACE9050
PIN DESCRIPTIONS
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
Name
TESTN
XIN
XOUT
DFMS/P2 [4]
AS
BAUDCLK
P1[7]
P1[6]
P1[4]/SCL
V
SS
V
DD
P1[5]
P1[3]/ SDA
P1[2]
P1[1]
P1[0]
V
SS
D7
D6
D5
D4
D3
D2
D1
D0
OEN
WEN
CSEPN
CSE2N
A0
A1
A2
A3
A4
A5
V
SS
V
SS
V
DDM
A6
A7
A8
A9
A10
A11
A12
A13
BA14
BA15
BA16
BA17
RXSAT
INP1 [2]
INP1 [3]
INP1 [4]
KPO [0]
KPO [1]
KPO [2]
KPO [3]
KPO [4]
AFC/RXDATA
TXPOW
TXSAT
TXDATA
V
DD
V
DD
Type
I
I
O
I/O
I
O
(I)
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
O
O
O
O
O
O
O
O
O
Block
CLK/WDATO
CLK
CLK
CPU
BINT
BAUD
CPU
CPU
CPU / I
2
C
CPU
CPU / I
2
C
CPU
CPU
CPU
BINT
BINT
BINT
BINT
BINT
BINT
BINT
BINT
DEC
DEC
MEMB
MEMB
BINT
BINT
BINT
BINT
BINT
BINT
Description
Connect to V
DD
Crystal connection CMOS input: 8·064 MHz
Crystal connection
CPU Port2 bit 4 or Serial interface (SCI) output
Address strobe (Latch Address during Emulation)
Baud Rate Gen. output for Emulation
(lnput in test mode)
PORT 1 of CPU
PORT 1 of CPU
PORT 1 of CPU/I
2
C SCL
Ground
Digital Supply
PORT 1 of CPU
PORT 1 of CPU/I
2
C SDA
PORT 1 of CPU
PORT 1 of CPU
PORT 1 of CPU
Ground
Data bus
(and Emulation Address A7 Input)
Data bus
(and Emulation Address A6 Input)
Data bus
(and Emulation Address A5 Input)
Data bus
(and Emulation Address A4 Input)
Data bus
(and Emulation Address A3 Input)
Data bus
(and Emulation Address A2 Input)
Data bus
(and Emulation Address A1 Input)
Data bus
(and Emulation Address A0 Input)
Output Enable
Write Enable
C/S External EPROM
C/S External EEPROM
Address bus
Address bus
Address bus
Address bus
Address bus
Address bus
Ground
Ground
Digital Supply for Memory Interface (pins18-35, 38-50)
Address bus
Address bus
Address bus
(Input during Emulation)
Address bus
(Input during Emulation)
Address bus
(Input during Emulation)
Address bus
(Input during Emulation)
Address bus
(Input during Emulation)
Address bus
(Input during Emulation)
Address bus (Extended Address: From Bank Select Register)
Address bus (Extended Address: From Bank Select Register)
Address bus (Extended Address: From Bank Select Register)
Address bus (Extended Address: From Bank Select Register)
Received SAT input
Bit 2 Input Port1
Bit 3 Input Port1
Bit 4 Input Port1
Keypad scan output/output port
Keypad scan output/output port
Keypad scan output/output pon
Keypad scan output/output port
Keypad scan output/output port
54/450kHz IF input fromACE9030
Power detect from transmitter
SAT Output
TACS / AMPS Modem Output
Digital Supply
Digital Supply
Internal
PU
None
-
None
PU
PU
None
None
None
-
-
None
None
None
None
None
-
None
None
None
None
None
None
None
None
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
None
None
None
None
None
None
-
-
-
-
None
None
None
None
-
-
-
-
-
None
None
-
-
-
-
Cont…
O
O
O
(I)
O
(I)
O
(I)
O
(I)
O
(I)
O
(I)
O
O
O
O
I
I
I
I
O
O
O
O
O
I
I
O
O
BINT
BINT
BINT
BINT
BINT
BINT
BINT
BINT
MEMB
MEMB
MEMB
MEMB
MODEM
EPORT
EPORT
EPORT
EPORT
EPORT
EPORT
EPORT
EPORT
IFC/MODEM
WDATO
MODEM
MODEM
Table 1
4