欢迎访问ic37.com |
会员登录 免费注册
发布采购

SDA9410-B13 参数 Datasheet PDF下载

SDA9410-B13图片预览
型号: SDA9410-B13
PDF下载: 下载PDF文件 查看货源
内容描述: 显示处理器,并采用扫描率转换器的嵌入式DRAM技术单位 [Display Processor and Scan Rate Converter using Embedded DRAM Technology Units]
分类和应用: 转换器动态存储器
文件页数/大小: 179 页 / 3137 K
品牌: MICRONAS [ MICRONAS ]
 浏览型号SDA9410-B13的Datasheet PDF文件第26页浏览型号SDA9410-B13的Datasheet PDF文件第27页浏览型号SDA9410-B13的Datasheet PDF文件第28页浏览型号SDA9410-B13的Datasheet PDF文件第29页浏览型号SDA9410-B13的Datasheet PDF文件第31页浏览型号SDA9410-B13的Datasheet PDF文件第32页浏览型号SDA9410-B13的Datasheet PDF文件第33页浏览型号SDA9410-B13的Datasheet PDF文件第34页  
SDA9410  
5.4  
Preliminary Data Sheet  
Input signal processing  
Input signal processing  
The Figure 12 shows a detailed block diagram of the input processing blocks. The input  
signal can be vertically and horizontally compressed or horizontally expanded by a large  
number of factors. Furthermore the input signal can be processed by different noise  
reduction algorithms to reduce the noise in the signal. The noise measurement block  
determines the noise level of the input signal. The letter box detection block finds the  
start and end line of letter box pictures. The information can be used by a µC to calculate  
zooming factors and to control the IC for resizing the picture for a full screen display on  
16:9 tubes.  
SNRON  
NRON  
NMLINE, NMALG NOISEME  
MASTER  
Letter  
box  
Noise  
measurement  
detection  
YM from Memory  
DELM  
YINM  
Vertical and  
horizontal  
Spatial noise  
reduction  
Temporal  
YM to Memory  
CM to Memory  
Line  
Delay  
-3/+4  
noise  
compression/  
expansion  
memories  
reduction  
UVINM  
CM from Memory  
SLAVE  
Vertical and  
YINS  
YS to Memory  
CS to Memory  
Line  
Delay  
-3/+4  
horizontal  
compression/  
expansion  
memories  
UVINS  
DELS  
Figure 12  
Block diagram of input processing blocks  
The different blocks and the corresponding I²C Bus parameters will be described now in  
more detail.  
30  
Micronas  
 复制成功!